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IMPROVEMENT OF SCREENING METHODS
FOR SILICON PLANAR SEMICONDUCTOR DEVICES
by William M. Berger
PHILCO-FORD CORPORATION
Western Development Laboratories Division
Palo Alto, California
SECTION I
1.1 SUMMARY
Silicon planar semiconductor devices occasionally fail during systems appli-
cations because of highly time dependent failure mechanisms that are not ef-
fectively removed by current high reliability screening techniques. These
relatively infrequent failures, however, can jeopardize the successful com-
pletion of a mission, and result in the waste of large quantities of time
and capital. The waste of time and capital is particularly annoying if the
devices are utilized in space systems where maintenance is impossible and
the failure of a device causes the malfunction of a space probe that cannot
be repeated for a considerable length of time.
These highly time dependent failure mechanisms are generally recognized by
the semiconductor industry, but they are usually quite difficult to acceler-
ate and therefore, may not be detected and removed during the stringent
screening to which high reliability devices are subjected throughout the man-
ufacturing process. The objective of this program was the development of a
more sensitive method of selecting silicon planar semiconductor devices for
long life applications. The methods developed are applicable to integrated
circuits at the highest level of integration as well as to discrete diodes
and transistors. The methods developed also hold promise of economic as
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well as technical feasibility, and should aid the manufacturer of the de-
vices in the improvement of his processing techniques so that both increased
reliability and yields are achieved.
There are two basic manufacturing technologies for silicon planar semicon-
ductor devices. These technologies are the MOS and the Bipolar approaches.
Although there is some similarity in both approaches, the bonding and the
encapsulation techniques for example, the predominant highly time dependent
failure mechanisms for MOS and bipolar technologies are different. The rea-
sons for the differences in the failure mechanisms are primarily due to the
differences in the electrical characteristics and the physics of operation
between MOS and bipolar devices.
The approach pursued therefore, was to utilize both MOS and bipolar test pat-
tern vehicles, fabricated on the same wafers as MOS and bipolar functional
devices to determine more sensitive screening methods for the detection of
the highly time dependent failure mechanisms peculiar to each construction
technique as well as the failure mechanisms common to both construction
techniques.
The efforts on this program were broken into four phases for MOS vehicles
and four phases for bipolar vehicles. The different phases are as summarized
below:
Phase 1 Study and Evaluation of Effective Screening Procedures.
Phase 2 Generation of Test Method (Item 1 of Contract) based on
the Phase 1 study and evaluation.
Phase 3 Generation of a detailed Evaluation Plan (Item 2 of Con-
tract) and execution of detailed evaluation plan (Item 3
of Contract).
Phase 4 Review of the results obtained during the execution of the
testing done in Phase 3 and the optimization of the screen-
ing method based on data obtained during the Phase 3 test-
ing (Item 4 of Contract).
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The test data taken during the course of this contract demonstrates that
sensitive test pattern chips interdispersed on the same wafers as functional
MOS or bipolar integrated circuits can be utilized to detect and screen in
a relatively short period of time highly time dependent failure mechanisms
which would ultimately cause the failure of the functional devices. The
data also shows that failure mechanisms are not necessarially the same for
all wafers from a given diffusion lot and that ultra high reliability selec-
tions must be based on a wafer by wafer evaluation.
During the work performed under this contract both visual and electrical
correlations were observed between the measurements made on the functional
and the test pattern structures that could be economically applied as stan-
dard screening techniques to enhance the reliability of the final functional
product. Specifically the correlations between the measurements and the re-
liability of the DCQ device were:
a. The DCQ devices from the wafers with high functional test die sort
yields performed more reliably during the environmental screening, burn-
in testing and 2,000 hour life testing than the devices from low func-
tional die sort yields.
b. The DCQ wafers with high functional test yields exhibited higher pre-
seal visual yields for the good functional DCQ devices than did the
wafers with low functional test yields.
c. The electrical test pattern data taken on wafers at electrical die sort
correlated very well with the measurements made on the test patterns
after encapsulation.
d. DCQ devices from wafers with low test pattern failure percentages at
electrical wafer mapping performed more reliably through the screening,
burn-in and 2,000 hour operating life test than DCQ devices from wafers
with high test pattern failure percentages.
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e. DCQ devices from wafers where the measurements on the test patterns in-
dicated the thickness ratio (Bottom layer metal/vapox dielectric) was
unity or greater performed in general more reliably than DCQ wafers
where this ratio was less than unity. In the cases where this thick-
ness ratio-reliability relationship did not hold, capacitor shorting
tests performed on the BBTP1 vehicles indicated difficulties with the
vapox dielectric integrity and BBTP2 data indicated difficulties with
the bulk parameters.
f. Worst case determinations of the DCQ device parameters IOL, VOH and ISc
based on the characteristics of the individual structures of the DCQ
cell as determined by measurement of the test structures of BBTP2 show-
ed a good correlation between the calculated DCQ parameter values and
the percentage of failures experienced by the DCQ devices on a wafer by
wafer basis.
g. An abnormally high or low total VCC leakage current for the DCQ devices
correlated quite well with subsequent failure of the device.
The correlations observed between the measurement of the MOS test vehicles
and the reliability of the MOS functional devices were:
a. The flat band voltage (FB1AN) and the threshold voltage (V6AN) deter-
mined with the use of the structures of MOSPA after negative voltage
charge drifting at 300°C showed good correlation with the reliability
of both the MOS 5R100 and P2000 functional devices.
b. Abnormally high MCF values were indications of functional device fail-
ure.
c. A high stress functional burn-in to stress the internal nodes of the
MOS device was beneficial in reducing the percentage of failure of
these devices during the operating life test.
Other correlations were observed such as the time to failure of metaliza-
tion stripes was function of the cross sectional area of the stripe and the
1.4
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measured resistance of the stripe, but these correlations had no relation-
ship to the failure mechanisms of the MOS functional test vehicles. The
fact that correlations such as indicated above were not useful in assessing
the reliability of the functional devices used on this program does not ne-
gate the potential effectiveness of these types of structures on device de-
signs where current densities are high or metalization cross sections are
reduced at oxide steps because of inadequate processing. The test pattern
data taken during this contract indicates that oxide steps do cause in-
creased resistance in metalization stripes, but because of the low current
densities imposed on the devices used in this contract no electromigration
difficulties were experienced.
Evaluation of MDS chips from the inner portion of the wafers as opposed to
MSD chips from the periphery of the wafers did not indicate any appreciable
differences in reliability. Differences in reliability between the 5R100
devices and the P2000 devices; however, were observed. Both device types
perform the same electrical functions, but differences in the manufacturing
process exist (the gate metal of the 5R100 device is terminated over this
gate oxide, whereas the gate metal of the P2000 device is terminated over
thick oxide, and a two terminal input protection device is used on the 5R100
device as opposed to a three terminal input protection device on the P2000
devices). The improved reliability of the P2000 devices over the 5R100 de-
vices is attributed to the construction of the gates and the improved input
protection rather than diffusion and metalization processes, and this infers
similar comparisons can be made with other MOS processes.
Poor correlation was observed between the stringency of the per-seal visual
inspection of the MOS devices and the reliability of these devices, but this
is attributed to the fact that the failure mechanisms that can be screened
by a visual inspection were not present in the test vehicles utilized.
In general, the correlations observed during this portion (Phase 3) of the
contract were consistent with the correlations observed during the Phase 1
portion of the evaluation. These studies were reported in detail in the
1.5
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Interim Scientific Reports on the Phase 1 Bilayer Bipolar Evaluation and
the Phase 1 MOS Evaluation.
The data collected during the Phase 1 Bilayer-Bipolar evaluation showed
good correlation between:
a. The top-to-bottom layer metalization shorts experienced by the DCQ
throughout the testing sequence and the percentage of vapor deposited
oxide shorts observed on the test pattern capacitor structures.
b. The top-to-bottom layer metalization shorts experienced by the DCQ de-
vices and the metalization and vapor deposited dielectric thicknesses
measured on each wafer prior to wafer scribing.
c. The top-to-bottom layer metalization on shorts experienced by the DCQ
device and exposure to thermal cycling stresses.
d. The stability of the electrical characteristics of the actual test
structures of BBTP2 and the parametric stability of the DCQ device.
e. The detection of electrical failures with total VCC current electrical
screens applied subsequent to the 100% in-process screens and para-
metric failures detected at a subsequent D.C. test.
f. The stringency of the pre-seal visual inspection criteria and the quan-
tity of failures incurred during subsequent electrical testing.
g. Test pattern transistor and resistor parameter mean values to the elec-
trical yield of the DCQ devices.
The data collected during the Phase 1 MOS evaluation showed good correlation
between:
a. 5R100 failures and the flat band voltage measured on test patterns.
b. 5R100 shorts during input stress testing and the average breakdown of
the test pattern capacitor test structures.
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c. The order in which electromigration failures occurred during the test
pattern evaluation with the mean value of metal stripe resistance.
d. The higher percentage of 5R100 failures incurred from the Class "B"
visual inspection group as compared to the Class "A" visual inspection
group.
Based on the data obtained during the course of this contract, the utility
of the test pattern approach to improved reliability has been demonstrated,
the the approach will be particulary effective for small quantity procure-
ments where the reliability inherent with high volume continious production
of a high reliability product is not available, and for the procurement of
LSI devices where elaborate evaluation of the finished LSI product is
neither technically or economically feasible. The test pattern approach
should improve both reliability and yield because it affords immediate feed-
back on deficiencies in a manufacturing process and enables rapid correction
of these defects. The extent to which reliability and processing yields are
improved will bear economic benefits not only to the user of the devices in
term of the less maintenance and improved performance of the systems in
which the devices are used but also to the manufacturer in terms of reduced
material, testing, and labor costs.
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SECTION II
INTRODUCTION
2.1 SCOPE OF REPORT
This report describes the results obtained during the Phase 3 evaluations
performed according to the MOS and Bilayer Evaluation Plans which were gen-
erated based on the results of the Phase 1 Evaluations and previously sub-
mitted as part of the requirements of this contract. The report also de-
fines the screening procedure developed as a result of the tests and evalu-
ations performed on the functional and test pattern vehicles evaluated dur-
ing both the Phase 1 and Phase 3 testing portions of this contract. The
screening procedure details the electrical, thermal and mechanical tests and
the rejection criteria that is to be applied to insure the procurement of
reliable devices for long term aerospace applications.
2.2 PROGRAM OBJECTIVES
The purpose of the program was the development of a more sensitive method of
selecting silicon planar semiconductor devices for long life applications.
The methods developed are generally applicable to all types of semiconductor
components. The program effort, however, was premarily concerned with the
screening of highly time dependent failure mechanisms which are difficult to
accelerate to a degree that renders them detectable in a reasonable period
of time. The objective of the work was to improve the effectiveness of ac-
celeration methods and/or the sensitivity of detection techniques for failure
mechanisms that have been shown capable of escaping the best current practi-
cal screens, and ultimately contribute in a significant way, to system fail-
ure.
2.3 PROGRAM APPROACH
Our approach to attaining the objectives of the program was:
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a. The development and evaluation of preseal visual and preseal electrical
test procedures, supplementing normal in-process screens, which effec-
tively screen failure mechanisms associated primarily with the semicon-
ductor die.
b. The development and evaluation of feasible post seal electrical, mechan-
ical, and thermal test methods which effectively screen failure mechan-
isms associated with packaging, thermal stress and packaged device
ambient.
c. The development of sensitive test pattern structures and the correla-
tion of short term test data from the test structures with long-term-
difficult-to-accelerate failure mechanisms of functional devices. This
established a set of practical short term acceptance criteria, based on
measurements of test structures fabricated on the same wafer as the
functional devices, to aid in the determination of the long term reli-
ability of the functional devices.
The utilization of sensitive test patterns permits the acceleration of po-
tential failure mechanisms which would be difficult or impossible to accom-
plish on complex functional devices within a reasonable period of time.
This is because the metalization interconnections prevent the application of
sufficiently large stresses to internal circuit nodes to accelerate degrada-
tion that can occur during long term applications of in-use stresses. Second-
ly utilization of a standard test pattern will monitor the basic failure
mechanisms of any process and identify potential failure mechanisms regard-
less of device complexity. However, since test patterns occupy only a fi-
nite area on any wafer, they will determine potential failure mechanisms
that are common to an entire wafer or lot, but will not detect localized de-
fects that occur in an area that does not contain the test pattern. There-
fore, to insure long term reliability, the test pattern screens developed as
a result of this program are used to supplement the 100% pre- and post-seal
visual, electrical, and thermal screens also developed during the course of
this contract.
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Based on the results of the testing performed during the Phase 1 and Phase 3
evaluations of both functional devices and test pattern structures, it was
determined that the test pattern structures could be utilized as both a tool
for the evaluation of highly time dependent, difficult to accelerate failure
mechanisms, and as an evaluation vehicle from which realistic and practical
wafer rejection criteria could be obtained.
The design of the test pattern structures was based on our experience in the ut
utilization of test patterns during in-house evaluations and contract test-
ing, combined with our experience in reliability evaluation and physics of
failure determination made on integrated microcircuits.
The evaluation vehicles used during the course of this contract were the:
a. SPO199A, Digital Crosspoint Quad (DCQ) a bilayer metalized-bipolar in-
tigrated circuit of intermediate complexity.
b. 5RO100, MOS Dual 50 Bit Shift Register fabricated according to PHILCO-
FORD RII Process.
c. P2000 MOS Dual 50 Bit Shift Register fabricated according to the PHILCO-
FORD RIIT Process.
d. BBTP1, a test pattern designed for the evaluation of the metalization
and oxide integrity of bilayer metalized devices.
e. BBTP2, a test pattern designed for the evaluation of bipolar bulk and
surface effects.
f. MOSPA, a test pattern designed for the evaluation of bulk and surface
phenomena primarily associated with MOS devices. Two versions of this
test structure were used, one for the MOS RII process and one for the
MOS RIIT process.
g. MOSPB, a test pattern designed for the evaluation of metalization and
oxide integrity of MOS devices. An RII and an RIIT version of this
pattern were used.
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The devices evaluated during this contract were obtained from wafers fabri-
cated according to standard production procedures. Each wafer fabricated
contained both functional microcircuits and test patterns interdispersed
within the normal grid spacing of the wafer. The functional microcircuit
and test patterns combinations, fabricated on single wafers, and used during
the course of this contract were:
a. DCQ, BBTP1 and BBTP2 Vehicles
b. 5R100, MOSPA (RII) and MOSPB (RII) Vehicles
c. P2000, MOSPA (RIIT) and MOSPB (RIIT) Vehicles.
Photomicrographs, circuit drawings, and descriptions of the individual test
vehicles are contained in the Interim Scientific Reports and Evaluation
Plans previously submitted as part of this contract.
2.4 EVALUATION EMPHASIS
During the Phase 1 and Phase 3 evaluations, primary consideration was given
to the development of screening techniques that can be utilized to identify
and subsequently remove semiconductor devices with highly time dependent,
but difficult to accelerate failure mechanisms. The mechanisms that were
given particular attention during the contract were:
a. Electromigration of metalization patterns
b. Inversion or channeling
c. Contact cut resistance, including via resistance in the bilayer metal-
ized test vehicles.
d. Aluminum - SiO2 interactions
e. Surface effects
f. Oxide Shorts
g. Surface contamination
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h. Chip-to-header bonds
i. Wire bonds.
Many of the chemical and physical causes for device degradation and/or fail-
ure are introduced during the wafer processing operations and are of a na-
ture that affects every device on the wafer.
During this program, we investigated the feasibility of incorporating a wafer
screen to identify and remove wafers with inherent potential reliability
hazards. We therefore, conducted sufficient testing and evaluation of the
wafer screens to insure that the final screen rejects only wafers which con-
tain devices which, in general, are not reliable.
The wafer screen evaluation consisted of microscopic examinations and elec-
trical measurements made at the wafer level, and subsequent testing of both
packaged test patterns and functional devices from the screened wafer to
establish the relationship between the process induced potential failure
mechanisms and actual failures incurred during testing.
The microscopic examination techniques for the screening of wafers that
were evaluated included:
a. The measurement of metalization and resistor line widths to determine
the deviation from the designed width.
b. The determination of the variation of alignment of the diffusion and
metalization patterns.
c. The determination of the extent of overetching that occurs during the
diffusion and metalization photolithographic operations, by comparing
actual cut sizes to designed cut values, actual line widths to designed
line widths and by observing metalization neck down at oxide steps.
In addition to the above microscopic observations, Talley Surf and inter-
ferometer measurements of the thicknesses of both metalization and oxide
layers were made on each wafer.
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The electrical wafer screening measurements made on the bilayer-bipolar
test patterns included:
a. Resistance determinations on top and bottom layer aluminum stripes,
some of these stripes were planar, others crossed oxide steps, and
others contained vias between top and bottom metalization layers.
b. Resistance determinations on a series string consisting of diffused
resistors interconnected by aluminum metalization.
c. Oxide breakdown determinations for both planar and interdigitated large
area capacitors. The oxides evaluated were the thermal oxides and the
vapor deposited oxides.
d. Resistance measurements of special diffused components incorporated in-
to the test patterns for the evaluation of epitaxial resistivity, base
and emitter sheet rho, and buried n+layer sheet rho.
e. Resistance measurements of pinch resistors for the evaluation of base
widths, and base substrate spacings.
f. Reverse breakdown and reverse leakage of special collector-base diode
structures, including a large area diode structure.
g. Resistance measurements on a 0.15 mil wide "p"l type diffused resistor,
the same dimensions used in the functional vehicles.
h. Beta, VSAT , & ICEO measurements on a NPN transistor of the same geom-
etry as used for the output device in the functional circuit.
i. Beta, ICEO, and Emitter to Emitter transverse beta measurements on a
multiple emitter NPN transistor of the same geometry used for the in-
put device in the functional circuit.
j. Isolation leakage current at three different reverse voltages.
k. VGST measurements on a special "p" channel, enhancement mode, MOS
transistor.
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The DCQ devices from each wafer were subjected to an electrical die sort
consisting of a functional test and the measurement of specified DC param-
eters.
The electrical wafer screening measurements made on the MOS test patterns
included:
a. Flat band voltage determinations on large area MOS capacitors.
b. The measurement of reverse leakage current and reverse diode breakdown
of a large area p-n junction diode.
c. The measurement of punch through on a specially designed test pattern
to determine the extent of lateral diffusion.
d. The measurement of surface recombinations velocity with the use of a
gate controlled p-n junction diode.
e. The determination of lateral hFE.
f. The measurement of field inversion voltage on both thick and thin gate
oxide MOS transistors.
g. The measurement of the resistance of aluminum stripes and p type diffu-
sions.
h. The determination of oxide breakdown voltage on MOS capacitor struc-
tures.
The functional 5R100 and P2000 devices from each wafer were subjected to an
electrical die sort consisting of a functional test and the measurement of
the specified D.C. parameters.
2.5 PRESEAL VISUAL INSPECTION AND POST SEAL TESTING
A preseal visual inspection was performed after all processing operations
except sealing were completed according to the requirements of the specifi-
cation generated for use and evaluation during this program. The detailed
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specification used is contained in Appendix "Al' of this report.
The functional devices were segregated into Class "A", Class "B" and Class
"R" visual categories according to the requirements of the preseal visual
specification. Both functional devices and the test patterns were sealed,
and were subjected to additional screening and testing as indicated in de-
tail in the MOS and Bilayer Bipolar Evaluation Plans and Interim Scientific
Reports.
2.6 EFFECTIVENESS OF CORRELATION OF TEST PATTERN DATA WITH LONG TERM FUNCTIONAL
DEVICE FAILURE MODES
During both the Phase 1 and the Phase 3 testing, the evaluation of the short
term data obtained from the test patterns was able to predict potential long
term reliability hazzards that existed in the functional devices on a wafer
by wafer basis. The good wafer by wafer correlation of test pattern data
with functional device failures was utilized to develop wafer rejection
criteria for functional devices based on both wafer mapping and post encap-
sulation measurements of the individual test structures. The wafer rejec-
tion criteria for bilayer-bipolar devices, based on test structure measure-
ments is contained in Section IV. The criteria for functional MOS de-
vices is contained in Section VI.
2.7 CORRELATION OF FUNCTIONAL DEVICE FAILURE WITH PRESEAL VISUAL INSPECTION
For the DCQ devices, correlation of the preseal visual inspection data with
the subsequent failure of these device indicated:
a. DCQ devices from high visual yield wafers performed more reliability
throughout the entire Phase 3 evaluation program than DCQ devices from
low visual yield wafers.
b. The Class "A" and Class "B" visual devices performed more reliably
than devices which did not meet the Class "A" or "B" visual criteria.
The devices which did not meet the Class "A" or "B" criteria were des-
ignated Class "R" devices.
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For the P2000 and the 5R100 devices there was no significant difference in
reliability as a function of the preseal visual category into which the de-
vices had been placed. The reason for the good correlation between the DCQ
visual category and reliability, and the lack of correlation between the
5R100 and P2000 visual category and reliability is attributed to the fact
that the failure mechanisms associated with MOS failures are related to
charge densities in the oxide layer which is not a visual phenomena, but
the mechanisms associated with DCQ failures are related to metalization and
oxide integrity which is microscopically visible.
2.8 EFFECTIVENESS OF SCREENING PROCEDURE
The effectiveness of the screening procedure developed as a result of this
program is quite high. Based on the data taken during the DCQ wafer inspec-
tion, all of the wafers that experienced high failure rates through the
evaluation program could have been screened if the developed wafer rejection
criteria has been applied. Based on the data taken for the 5RlO0 and P2000
devices during the test pattern evaluation, and on the results of the 340
hour burn-in the MOS devices which exhibited high failure rates during the
2,000 hour stress life test would also have been removed as high reliability
risk devices.
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SECTION III
BIPOLAR TEST RESULTS AND ANALYSIS
3.1 GENERAL
The arrangement of the factual data in this section is:
a. A summary of all of the Bilayer-Bipolar test vehicle data collected
during the Phase 3 evaluation performed in accordance with Test Flow
Diagrams of Figures 3.1, 3.2 and 3.3 and according to the requirements
of the Evaluation Plan, Bilayer-Bipolar Vehicles, generated under the
work on this contract and submitted in its final form during September
1971.
b. The correlation of the BBTP1 and BBTP2 test data obtained during the
Phase 3 evaluations with the data obtained from the DCQ functional test
vehicles.
Where required, explanations are given in the text to clarify the data sum-
maries, or the interpretations of the significance of the data.
Throughout the entire bipolar test program, control devices were measured
prior to the measurement of any of the test devices. The data obtained from
the control devices is not specifically mentioned in the text, but maximum
variation in the parameters of the controls throughout the program was less
than 3 percent indicating that the measurement of the test vehicles was prop-
erly performed. Throughout the text of this report references to Class "A"
or Class "B" visual devices means that the devices have been inspected and
meet the visual criterial contained in Appendix A, reference to Class "R"
visual devices means these devices marginally failed the lower (Class "B")
visual inspection criterial of Appendix A.
3.1
Scribe Device Package
Bottom To Retain
Wafer Identification
Preseal Visual
Inspection
Encapsulate
Devices
BBTP1 (See Figure 3.1.2)
BBTP2 (See Figure 3.1.3)
Initial Electrical MeasurementsI DC & Functional Test 
100% Screens
a. Stabilization Bake
b. Thermal Shock - 30 Cycles
c. Constant Acceleration
d. Hermeticity
e. Electrical Screens
Electrical Measurements L
DC & Functional Test ]
*
' Controls-Devices will be
Electrically measured prior to
any measurements on any stress
or extended life test group
Electrical Measurements 
DC & Functional Test 
FIGURE 3.1 - EVALUATION PLAN FLOW DIAGRAM FOR BILAYER-BIPOLAR DCQ VEHICLES
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Fabricate
Wafers
Each Containing
DCQ, BBTP1 and
BBTP2 Vehicles
Ii
+
High Voltage, Temp. Cycled
Operational Stress - 340 Hrs.
Vcc c 8.0V; VCL = 5.5V
f = 100 KHz, TA = 125°C
to -55oC, 3 cycles/day
Extended Operation Life 2000 Hrs.
Vcc = 8.0V; V = 5.5V
f = 100 KHz, TA = 1250 C to -55oC
3 cycles/day
Electrical Measurement
DC & Functional Test After
1000 & 2000 Hours.
r
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[Initial Electrical I
4w
-!
Post Screen Electrical 
I... _ _ 1
* - Life rack shall be monitored with a recorder, the time of each
life rack failure shall be recorded.
** - Thermal Shock, 10 cycles, -65°C to +150°C, 15
temperature extreme, immediate transfer.
minutes at each
FIGURE 3.2 - EVALUATION PLAN FLOW DIAGRAM FOR BBTP1,
METALLIZATION AND OXIDE TEST STRUCTURES.
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100% Screens
a. Stabilization Bake, 150°C, 16 Hrs.
b. Thermal Shock, 30 cycles, -65°C to +150°C
50 minutes @ each temp. Immediate transfer
c. Constant Acceleration, 40 K "G", Y1 Plane
d. Hermeticity (Only
1. Helium Fine
2. Fluorocarbon Gross _ _
Burn-In Screening
a. Electromigration Stripe*
340 Hrs. @ 1250C
b. Electromigration - Bottom
Layer Metal*
340 Hrs. @ 125°C
c. Via & Double Thickness Metal
340 Hrs. @ 125°C
d. Top Layer Metal* 340 Hrs.
340 Hrs. @ 125°C
e. Contact Cut Evaluation
340 Hrs. @ 125°C
Thermal Screening
a. Thermal Shock**
b. Electrical Meas.
c. 200°C Storage, 340 Hrs.
d. Electrical Meas.
e. Thermal Shock**
f. Electrical Meas.
g. 200°C Storage, 340 Hrs.
h. Electrical Meas.
i. Thermal Shock**
j. Electrical Meas.
k. 200°C Storage, 340 Hrs.
1. Electrical Meas.
m. Constant Acceleration,
40K "G", Y1 Plane Only
n. Electrical Meas.
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Initial Electrical Measurements
4
[Electrical Measurements
w
Controls
Read prior to performing
measurements on stress de
Transistor Stress 
1000 Hours @ 125°C
Electrical Measurements @ 340,
670 & 1000 Hours
MOS Stress
1000 Hrs. @ 125°C
Electrical Measurements @ 340,
670 & 1000 Hours
FIGURE 3.3 - TEST FLOW DIAGRAM FOR BBTP2
3.4
100% Screens
a. Stabilization Bake, 16 Hrs. @ 150°C
b. Thermal Shock, 30 cycles, -65°C to +150°C
15 minutes @ Temp., Immediate Transfer
c. Constant Acceleration, 40 K "G", Y1 Plane only
d. Hermeticity
1. Helium Fine
2. Freon Gross
Diode Stress
1000 Hours @ 125°C
Electrical Measurements @ 340,
670 & 1000 Hours
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3.2 BILAYER BIPOLAR TEST VEHICLE DATA SUMMARY
The material contained in the following subsections summarizes, on a wafer
by wafer basis, the results of the preseal visual inspection, and failures
incurred during the Phase 3 evaluation of the DCQ, BBTP1, and the BBTP2
test vehicles. The results of the failure analysis performed on the test
vehicles is also summarized. The correlation of the test pattern data with
the functional device data is presented in Subsection 3.3.
3.2.1 DCQ Evaluation Data Summary
Table 3.1 summarizes the quantity of devices from each wafer that
were placed into the different visual categories according to the
preseal visual inspection criteria contained in Appendix "A". This
table also summarizes the total functional yield of the DCQ devices,
on a wafer by wafer basis, at the electrical die sort measurements,
and the initial 25°C functional and D.C. test yield subsequent to
bonding and encapsulation.
Table 3.2 summarizes the quantity of DCQ failures incurred through
the entire evaluation program by wafer and visual category. The
failure criteria is defined in the final draft of the Evaluation
Plan for Bilayer Bipolar Devices submitted during September 1971;
any device that did not meet the minimum and/or maximum values estab-
lished for the D.C. measurements or the screening measurements, or
which did not meet the GO/NO-GO functional test requirements, or
which failed the hermeticity requirements was considered a failure.
Additionally any device which became non functional during the burn-
in or life test was also considered a failure.
A physics of failure determination was performed on all devices
which failed during the evaluation sequence. The analysis included
the opening and microprobing of all devices where meaningfull infor-
mation could be obtained. The results of this portion of the eval-
uation are summarized in Table 3.3.
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3.2.2 BBTP1 Data Summary
The failures observed on the metalization stripe structures of BBTP1
during the wafer measurements prior to chip scribing are summarized
in Table 3.4. Subsequent to the electrical wafer measurements
visual measurements of metalization widths and thicknesses, oxide
thickness, and diffused resistor widths were performed, this data is
summarized in Table 3.5. A total of 6 devices from each wafer
were assembled, visually inspected, encapsulated and subjected to
screening and high stress evaluation. The results of the post en-
capsulation measurements BBTP1 devices are summarized in Table 3.6.
It should be noted that not all structures in the BBTP1 devices were
visually acceptable, but the test program was arranged so that only
those individual structures that were visually acceptable were
utilized on the tests intended to evaluate that particular structure.
The results of the screening and high stress testing of the BBTP1
devices are summarized in Table 3.7. Table 3.8 summarizes the
hours to failure for each of the devices subjected to the electro-
migration stress testing.
The results of the failure analysis performed on these test vehicles
are summarized in Table 3.9.
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EM STRESS (STRUCTURES RMTE
I = 63.5 mA, TEMPERATURE
SAMPLE HOURS TO S/N OF
FAILURE FAILURE
19 5 A3
16 A1
47 E3
76 H2
121 A3
168 I1
169 C1
170 H3
170 14
171 D2
172 G3
173 J1
175 C5
176 B3
AND RMBE)
= 125°C
STRUCTURE
FAILED
RMBE
RMBE
RMBE
RMBE
RMBE
RMBE
RMBE
RMBE
RMBE
RMBE
RMBE
RMBE
RMBE
RMBE
BL STRESS (STRUCTURES RMBPA AND RMBS)
I = 200 mA, TEMPERATURE = 125°C
HOURS TO S/N OF STRUCTURE
FAILURE FAILURE FAILED
20 13
22
25
26
35
41
42
44
46
49
50
56
57
58
61
A1
A3
G3
E1
H2
E3
B2
G1
A2
H3
I1
C1
I4
D4
C5
RMBS
RMBS & RMBPA
RMBS & RMBPA
RMBS
RMBS
RMBS
RMBPA
RMBPA
RMBPA
RMBS
RMBPA
RMBPA
RMBPA
RMBPA
RMBS
VA STRESS (STRUCTURES RMVIA AND RMTB)
I = 200 mA, TEMPERATURE = 125°C
SAMPLE HOURS TO S/N OF STRUCTURE
FAILURE FAILURE FAILED
17 14
141
183
203
228
273
302
I4
A2
E1
D2
G1
C1
G3
RMVIA
RMVIA
RMVIA
RMVIA
RMVIA
RMVIA
RMVIA
TL STRESS (STRUCTURES RMTP
I = 200 mA, TEMPERATURE
SAMPLE HOURS TO S/N OF
FAILURE FAILURE
19 4
11
21
AND RMTS )
= 1250C
STRUCTURE
FAILED
RMTS
RMTS
RMTS
D3
D4
I4
CC STRESS (STRUCTURES
I = 5.7 mA, TEMPERATURE
AMPLE HOURS TO S/N OF
SAL FAILURE FAILURE
19 405
551
I4
G1
RMCC)
= 125°C
STRUCTURE
FAILED
RMCC
RMCC
TABLE 3.8 - BBTP1 ELECTROMIGRATION STRESS FAILURE SUMMARY
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3.2.3 BBTP2 DATA SUMMARY
Table 3.10 summarizes the mean values of the pertenent BBTP2 param-
eters measured during wafer mapping. Table 3.11 summarizes the
mean values of the pertenent device parameters measured subsequent to
encapsulation of the test patterns. The test conditions for the post
encapsulation measurements were made at slightly different test con-
ditions than the wafer map measurements but there is good correlation
between the two sets of measurements.
Subsequent to the post encapsulation measurements the BBTP2 devices
were subjected to the same 100% in process screens as the DCQ devices
and were then remeasured electrically and split into three different
groups to perform high stress testing on:
a. The Transistor Structures,
b. The Diode Structures, and
c. The MOS Structure.
The results of the high stress testing on each of these structures
is shown in Table 3.12. Table 3.13 shows the mean value of VGST
for each of the individual wafers. The VGST value is proportional to
the thermal oxide layer thickness.
No catastrophic failures were incurred during the high stress evalu-
ation of this test pattern and therefore no failure analysis was
required.
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TRANSISTOR STRESS - INPUT AND OUTPUT TRANSISTOR STRUCTURES
CATASTROPHIC FAILURES
POST
SAMPLE 340 HR.
MEAS.
POST
670 HR.
MEAS.
0
POST
1000 HR.
MEAS.
COMMENTS
0 INPUT TRANSISTOR hFEM SHOWS DEGRADA-
TION AFTER 670 HOURS. (SEE BELOW)
MEAN PARAMETER VALUES
TEST PERIOD h h I I h h VSAT VBE
FEM R El E2 FEO FER VOLTS VOLTS
INITIAL
POST 340 HR.
POST 670 HR.
POST 1000 HR.
24.1
24.1
.084 .043 .045 25.5 0.38 .160
.084 .043 .045 25.5 0.38 .160
22.8* .084 .043 .045 25.7 0.38
22.3* .084 .043 .045 25.5 0.38
.805
.804
.161 .801
.160 .803
*THE ONLY SIGNIFICANT PARAMETER SHIFTS OCCURRED IN hFEM.
5.4% AFTER 670 HRS. AND 7.5% AFTER 1000 HRS.
THESE SHIFTS WERE
DIODE STRESS - DIODE STRUCTURES
CATASTROPHIC FAILURES
POST
SAMPLE 340 HR.
MEAS.
POST
670 HR.
MEAS.
0
POST
1000 HR.
MEAS.
COMMENTS
0 STABILITY IS GOOD - ABSOLUTE DELTA'S
FOR REVERSE LEAKAGE ARE TYPICALLY
LESS THAN 10 nA & REVERSE BREAKDOWN
VOLTAGE DELTAS ARE TYPICALLY LESS
THAN 0.2 VOLTS.
MOS STRESS - MOS STRUCTURE
POST
SAMPLE 340 HR.
MEAS.
POST
670 HR.
MEAS.
0
POST
1000 HR.
MEAS.
COMMENTS
0 VGST STABILITY THROUGH TEST IS SHOWN
BELOW.
TEST PERIOD
MEAN VALUE AND % CHANGE IN VGST
VGST1
MEAN % CHANGE MEAN
VGST2
% CHANGE
INITIAL 17.47 ---- 20.31 ----
POST 340 HR. 18.12 3.6 20.93 3.0
POST 670 HR. 18.20 4.0 21.01 3.4
POST 1000 HR. 18.22 4.1 20.98 3.4
TABLE 3.12 - SUMMARY - HIGH STRESS TESTING OF BBTP2 DEVICES
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MEAN VALUE
TEST PATTERN
BBTP2
BBTP2
BBTP2
BBTP2
BBTP2
BBTP2
BBTP2
BBTP2
BBTP2
LOT
33/15
35/9
35/12
38/3
38/7
38/8
39/12
39/13
39/14
WAFER
A
I
H
E
F
G
J
B+C
D
MEAN VALUE
VGST1
VOLTS
12.5
18.0
18.0
26.0
11.0
6.4
28.5
21.2
28.0
MEAN VALUE
VGST2
VOLTS
15.0
22.0
22.5
28.5
14.0
8.7
33.0
23.0
32.5
TABLE 3413 - MEAN VALUES, VGST1 AND VGST2, BY WAFER FOR BBTP2
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3.3 BILAYER BIPOLAR TEST VEHICLE CORRELATION
The following subsections show the degree of correlation observed between
the results of preseal visual inspection and DCQ failures incurred during
the Phase 3 Test Program as well as the degree of correlation observed be-
tween the measured test pattern parameters and the DCQ failures incurred
during the performance of the Phase 3 Evaluation.
3.3.1 Correlation Of DCQ Failures With Visual Inspection Results
Figure 3.4 shows the final electrical test yield for the DCQ vehi-
cles as a function of the visual class into which the devices were
assigned and as a function of the wafer from which the devices were
obtained. In general, the Class A Visual Devices exhibited a higher
final test yield than the Class B Devices, which in turn generally
exhibited a higher electrical yield than the Class R devices. Ex-
ceptions to these generalities occur, but they occur when small
sample sizes are used to calculate the yield, and the degree of con-
fidence in the calculated percentage is low.
Figure 3.5 shows the observed DCQ failure rate as a function of
visual classification for both the initial electrical test and the
entire Phase 3 Evaluation Program. This data shows that the devices
from wafers 33/15 (A) and 39/13 (B+C) exhibit not only the lowest
initial failure percentage, but after removal of the initial failures,
the remaining devices from these same wafers exhibit the lowest
failure percentage throughout the entire screening and life test se-
quence. In general, the Class A and B Devices, combined as a single
group to preclude the utilization of small samples, exhibit lower
failure percentages than the Class R Devices.
Figure 3.6 shows the initial test failure percentage plotted against
the visual yield for each DCQ wafer. Since all Class A devices are
also Class B devices, the data for both the Class A and the Class
B devices was combined for the Class B device plot. The plots show
that the first test electrical failure percentage is inversely pro-
portional to the visual yield on a wafer by wafer basis. Figure 3.7
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shows that on a wafer by wafer basis, after the first test failures
have been removed, the failure percentage of the remaining good
devices through the screens and life test is also inversely pro-
portional to the visual wafer yield.
The correlation of this data revealed:
a. The preseal visual inspection aids in the screening of potential-
ly unreliable devices but is not sufficient to remove all poten-
tial failures.
b. The DCQ devices from the high visual yield wafers experienced
the lowest failure rate both initially and throughout the screen-
ing and life testing.
c. The Class A and Class B visual devices showed better initial
test failure rates than the Class R devices.
That the high preseal visual yield wafers experienced the lowest
failure rates indicates that some intangable benefits are derived
from the performance of the preseal visual inspections, and it may
be possible to develop criteria that specifies the minimum visual
yield required to accept a wafer for high reliability utilization.
The quantity of data taken during this work; however, is not suf-
ficient to make this determination.
The overall electrical failure percentage of the DCQ devices at
various points in the Phase 3 Evaluation is shown below by visual
class.
AT INITIAL TEST THROUGH 100% SCREENS THROUGH LIFE TEST
VISUAL
CLASS n f Fail n f Fail n f Fail
A 44 17 38.6% 27 6 22.2% 21 4 19.0%
B 157 64 40.7% 68 13 19.4% 61 6 9.8%
R 68 47 69.0% 21 7 33.3% 14 0 0%
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From the above data, it is noted that at the initial electrical mea-
surements there is no significant difference between the Class A and
the Class B failure percentages, and the the failure percentage for
the Class R devices is approximately 150% greater than for the Class
A and B devices. Through the 100% screens, the failure percentage
for all visual classes dropped to about one half the percentage ex-
perienced at the initial measurements. However, through life test,
the Class A devices experienced the highest percentage of failures
and the Class R devices, the lowest percentage of failures. Because
all visual classes were subjected to identical testing, and because
the Class R devices experienced higher failure rates through the
initial testing and 100% screens the data infers that the preseal
visual inspection is effective in removing devices with relatively
gross manufacturing defects. That there was no significant differ-
ence in the failure rates of the Class A and B devices through the
initial test and the 100% screens indicates only the defects for
which the Class A criteria is more stringent were not factors in-
volved in the failure of these particular devices. That the Class A
devices experienced higher life test failure rates than the Class B
devices which in turn experienced higher life test failure rates
than the Class R devices indicates that other than visual mechanisms
contributed to the failures. The other than visual mechanisms in-
clude variations in the diffusion parameters, variations in oxide
thicknesses, and variations in metalization thickness as well as
unresolvable oxide defects.
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3.3.2 Correlation of DCQ Failures With Electrical Parameter Measurements
Electrical parametric determinations were performed on the DCQ vehi-
cles and the BBTP2 vehicles prior to wafer scribing and throughout
the entire test program. The most significant correlations, obtain-
ed as a result of these measurements were:
a. The bulk parameters measured on BBTP2 show a wafer to wafer cor-
relation with the DCQ failure rate.
b. The oxide and metalization integrity parameters of BBTP1 show a
wafer to wafer correlation with the DCQ failure rate.
c. The wafer mapping functional test data on the DCQ devices shows
correlation with the initial D.C. test data, and with the failure
rate through the 100% screening and life test.
3.3.3 Correlation of BBTP2 Parameters With The DCQ Failure Rate
The mean values obtained for the fundamental bulk parameters of
BBTP2 measured during both wafer mapping and subsequent to encapsula-
tion are summarized on a wafer by wafer basis in Tables 3.10 and
3.11 respectively. The evaluation of these parameters indicates
that there is considerable variation in the bulk parameters between
diffusion lots, and there is also variation in certain parameters in
different wafers from the same diffusion lot. (The first two digits
in the Lot/Wafer code indicate the diffusion lot number, the remain-
ing digits indicate the wafer number from a given diffusion lot.)
As shown in Figure 3.8, there is good correlation between the
BBTP2 parameters measured during wafer mapping, and the parameters
measured subsequent to encapsulation, which indicates that sufficient
information can be derived from the wafer mapping to determine
whether it is advisable to scribe and bond the functional and test
pattern chips from any given wafer. If the evaluation of the bulk
pattern data shows that yields will be low or that the circuit param-
eters will be marginal, then there is no point in assembly of any of
the chips. However, if the bulk parameters indicate good yields, and
well in specification functional circuit parameters, then both the
3.29
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test pattern chips and the functional chips should be assembled for
further screening and stability evaluations.
The most significant deviations of the BBTP2 parameters from design
values so far as proper circuit operation is concerned is the fact
that in general the hFE values were lower than nominal design and
the resistance values were higher than nominal design values. Fig-
ure 3.9 shows the basic cell of the DCQ device with the nominal
design values for the individual components. Table 3.14 shows the
mean room temperature resistor and hFE values for the individual
components, as determined from the BBTP2 measurements on a wafer by
wafer basis. Because we experienced difficulty with the proper oper-
ation of the DCQ life test circuit at -55°C and because we experienc-
ed low temperature DCQ parameter failures at a much greater rate
than room or high temperature, the BBTP2 mean value parameters were
corrected for temperature and their effect on proper circuit opera-
tion at -55°C was evaluated using the worst case design equations.
The evaluation is covered in detail in Appendix B.
Figure 3.10 shows the -55°C calculated values for IOL, VOH, and ISc
plotted against the initial failure percentage of the DCQ devices
on a wafer by wafer basis. With the exception of the devices from
wafers D and F, the plots show a good correlation between the -55°C
calculated values and the DCQ failure percentage (i.e., the devices
from wafers well inside the parameter limits exhibited the lowest
failure rates). Significantly, the devices from wafers A, B, and C,
the wafers which exhibited the lowest initial failure percentage and
for which the -55°C calculated values were well inside the parameter
limits, exhibited the lowest failure percentages though the entire
screening and life test sequence. The high initial failure rates
for the devices from wafers D and F in spite of the fact they are
well within the calculated -55°C limits can be explained by the fact
that these wafers exhibited a high reliability risk based on the
measurement of the capacitor structure of BBTP1 (see Table 3.16).
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Wafer J experienced a relatively high failure percentage during the
initial measurements as well as though the screening and life test
sequence although the calculated -55°C parameters were well inside
the established limits and the capacitor and resistor structures of
BBTP1 showed only a moderate/reliability risk (Table 3.16). However,
the analysis of 3 of the failures incurred on DCQ devices from wafer
J showed they had failed because of chip to header bond failures,
or cracked chips, mechanisms not sensitive to detection by the test
pattern approach. The -55 0 C calculated parameters for wafer E cer-
tainly indicated that devices from this wafer would be reliability
risks because the values determined for IOL, VOH, and ISc all failed
the specification limit and this wafer was also determined to be a
metalization and oxide integrity risk (Table 3.16). The calculated
-550C values for ISc for wafers H, I, and G showed that devices from
these wafers were marginal to the minimum short circuit current pa-
rameter and wafers G and I were oxide integrity risks based on the
capacitor data from BBTP1 (see Table 3.16).
The design equations of Appendix B indicate that the DCQ parameters
are strong functions of both hFE and the resistor values. Figure
3.11 shows the resistance of structure R2 5 plotted against the cal-
culated base diffusion sheet rho determined from the measurement of
RB, and the calculated -55°C ISC plotted against the quotient of
hFEO rho Q/ . Both curves show good correlation, and demonstratehFEO rhOBASE
respectively the accuracy of the resistance measurements and the de-
pendence of the calculated parameters on both hFEo and the resistance
values.
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R25
25KQ
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FIGURE 3.9 - BASIC DCQ CIRCUIT CELL, SHOWING NOMINAL DESIGN
VALUES FOR THE INDIVIDUAL COMPONETS
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MEASURED OR CALCULATED VALUES FROM BBTP2 DATA
(MEAN)
29K 7.OK 5.8K 580 25
30K 7.2K 6.0K 600 16
28K 6.7K 5.6K 560 13
38K 9.1K 7.6K 760 17
35K 8.4K 7.0K 700 15
28K 6.7K 5.6K 560 15
36K 8.9K 7.2K 720 25
33K 7.9K 6.6K 660 24
41K 9.8K 8.2K 820 34
TABLE 3.14 -MEAN RESISTOR & TRANSISTOR PARAMETERS AS DETERMINED FROM BBTP2
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3.35
-55°C
IF
IMINIMUM SPEC VALUE,,_
- E~O~ /I D O EXCLUDED FROM PLOT
.I oH
I OB,C
I | i | A \
CURVE
7.0
OF CURVE
,-a
H
P.¢
0~C)
E-4H
Ez
CD,
H
H
H
Co
H
z
H
80
40
0
80
40
0O
"LU DO
D o
) 160
r44
150
NARROW RESISTOR 0 J
140 . o G WIDTH
130
a 120
110
100 I I
25K 30K 35K 40K
RESISTANCE 5- -Q
7.0 .
6.0 
5.0 
L ) H 0,,'o
4.0
u'/
U/
I-4
3.0 OE
2.0 I I 
.06 .07 .08 .09 .10 .11
RATIO hn/ E IGR 3FEO0'0 SE Rl/B'S
FIGURE 3.11 - BASE SlEET RHO va R25 AND Isc Ve hFEO/PBASE
3.36
, 1/Uon/'
PHILCO I
Philco-Ford Corporation
Western Development Laboratories Division
3.3.4 Correlation of BBTP1 Data With The DCQ Failure Rate
The mean thickness and width values obtained for the metalization
and oxide integrity structures of BBTP1 are summarized in Table 3.5.
Plots showing the relationship of this data ate given in Figure
3.12, and from this plot certain factors are readily discernable:
a. The ratio of vapox dielectric thickness to bottom layer metali-
zation thickness is greater than unity only for wafers A, B, C,
and D.
b. A large variation in top layer metal thickness exists, ranging
from 25K to 13.7K, but the metal thickness is in all cases
thicker than the vapox dielectric.
c. The variation in vapox dielectric thickness is large, ranging
from O10K to 6K.
Because the top layer metal is always thicker than the vapox dielec-
tric, there should be no difficulty with open top layer metalization,
and because the cross sectional area of the top layer metalization
is in always greater than the bottom layer metal cross section any
electromigration problems should be associated with the bottom layer
metalization patterns.
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Problems can be expected at the points where the top layer metaliza-
tion crosses the bottom layer metalization if the bottom layer metal-
ization is thicker than the vapox dielectric layer and the bottom
layer metalization does not have sufficient taper to insure good
dielectric coverage. Significantly the devices which exhibited the
highest yield and the best screening and life test reliability were
devices from wafers A, B, and C, and these wafers all exhibit di-
electric/bottom layer metal ratios greater than unity, and the best
range for the -55°C values for ISC, IOL and VOH based on the evalua-
tion of the BBTP2 data. Wafer D also has a dielectric/bottom layer
metalization thickness greater than unity, but the evaluation of the
BBTP2 data indicated that low hFE and high base sheet rho this device
would limit reliable operation at low temperature.
Figures 3.13 and 3.14 shows the relationship of the resistance of
the RMBS and the RMBPA structures to the cross sectional area of the
metalization stripes, and the relationship of the resistance of
planar metalization stripes and of stripes of the same length which
cross over oxide steps. In general, the measured resistance value
correlates well with the cross sectional area and the resistance of
the planar metalization stripes correlates well with the resistance
of the metalization stripe over oxide steps with the planar stripe
exhibiting the anticipated smaller resistance value. The increase
in resistance for the metalization stripes over oxide steps is at-
tributed to the reduction in cross sectional thickness of the stripe
at the oxide steps.
Figure 3.15 shows good correlation between the failures observed at
wafer mapping and at the post encapsulation measurements for the
test structures of BBTP1. This data indicates that problems can be
expected at contact cuts because of the high percentage of failures
observed for structure RMCC during both the wafer mapping and the
post encapsulation electrical testing.
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Table 3.15 is a composite of Tables 3.4 and 3.6, but excludes from
the failure count any failure of structures located near the edge of
the wafer during the wafer map measurement because of high probabili-
ty of damage during handling and the failure of any structure with
microscopically visible damage. The quantity of failure by wafer,
relative to the other wafers in this group is presented in Table 3.15.
From the relative quantity of failures, wafer A presents the fewest
metalization and/or oxide integrity risks. Wafers B, C and H pre-
sent moderate metalization and oxide integrity risks, but examina-
tions of the data in Table 3.15 shows that the metalization failure
quantities subsequent to encapsulation are quite small for wafers
B and C. This could indicate that the wafer mapping measurements
were improperly performed, but wafers B and C were originally a
single wafer (39/13) which was broken approximately in half during
processing. For the wafer map measurements, both pieces were match-
ed together and treated as a single wafer; in all subsequent opera-
tions the original 39/13 wafer was treated as two seperate wafers
(B and C). The high quantity of failures in wafer B+C at wafer map-
ping is therefore most probably due to increased damage of the pe-
ripheral chips because of handling of the broken wafer. The small
quantity of failures subsequent to assembly infers that the damaged
peripheral chips were not assembled and that the metalization pat-
terns present low reliability risks.
Wafer D presents a low metalization reliability risk, but the oxide
integrity risk is high. Wafer I presents a moderate metalization
risk, but a high oxide integrity risk, and wafers E, F, and G pre-
sent high metalization and oxide integrity risks. Additionally
the analysis of the bulk pattern data from BBTP1 indicated that
wafers D, E, F, G, H, I and J presented low temperature operation
risks.
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RESISTIVE STRUCTURES FAILURES
o o
D pi
u
A3
A 12/6
I
H
E
F
G
J
B+C
D
12/6
12/6
12/6
12/6
12/6
12/6
12/12
12/6
Pi
0/1
<-4 o
C4g
- 2/0
- 2/0
1/0 1/0
- 2/0
CQ X4
_ _
t U CD
_ _ 1/0
- - 1/0 2/0 1/0
- - 1/0 1/0 3/0
- 1/0 - - 8/4
- - - 1/3 -
..- - - 5/6
_ - - - 2/0
1/2 1/0 - - 1/0
- - - 1/1 -
2/0
1/0
2/0
1/0
1/1 7/0 1/2 2/0 2/0 5/4 10/10 7/0 45/17
CAPACITOR STRUCTURES FAILURES
1:i
:3 P -i
_~ X
-4 :3 z
33/15 A 4/6
35/9 I 4/6
35/12 H 4/6
38/3 E 4/6
38/7 F 4/6
38/8 G 4/6
39/12 J 4/6
39/13 B+C 4/12
39/14 D 4/6
TOTALS
D
u u1
- 0/1
1/3 2/5
1/1 2/2
2/2 3/4
0/5 3/6
1/4 3/5
1/0 2/2
0/5 0/5
1/2 2/5
7/22 17/35 2/10 6/17
NOTE: THE FAILURE SYMBOLISM X/X INDICATES:
FAILURES AT WAFER MAP/FAILURES AT FIRST POST ENCAPSULATION TEST
DEVICE FAILURES AT THE EDGE OF THE WAFER & VISUALLY DEFECTIVE DEVICES
ARE NOT INCLUDED.
TABLE 3.15 - FAILURE SUMMARY BBTP1 - EXCLUDING PERIPHERAL DICE FAILURES
3.44
w
¢
:3
33/15
35/9
35/12
38/3
38/7
38/8
39/12
39/13
39/14
En
0
H
1/1 = 2
TOTALS
4/0
5/0
11/4
3/3
8/6
6/0
6/2
1/1
= 4
= 5
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= 6
= 14
= 6
= 8
= 2
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1/2
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1/2
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1/4
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E-
0
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= 8
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= 9
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= 16
1/2
4/11
4/4
6/9
4/13
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4/12
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Based on the foregoing, the minimum risk metalization and oxide
integrity wafers are A, B and C. Consideration of the oxide thick-
ness data presented in Figure 3.12 and in Table 3.5, shows that the
metalization patterns have reasonable thickness, and the dielectric
thickness/bottom layer metal thickness ratio is greater than unity.
The only other wafer for which the dielectric/bottom layer metal
thickness ratio was greater than unity was wafer D. As previously
pointed out, wafer D represented a high oxide integrity risk and ex-
hibited poor low temperature characteristics based on the evaluation
of the data from BBTP2. A summary of the metalization and oxide
reliability risks on a wafer by wafer basis is presented in Table
3.16.
That wafer D exhibited a poor oxide integrity risk can be explained
on the basis of test data taken during in-house evaluations of the
bilayer metalization system during the early part of 1971 by the
Process Development Laboratory of the Microelectronics Division.
These evaluations were prompted by a high incidence of bottom to top
layer metalization shorts and consisted of a Talysurf determination
of the surface condition of the bottom layer metalization prior to
dielectric deposition and a second Talysurf determination of surface
conditions subsequent to dielectric deposition. A Talysurf scan of
the bottom layer aluminum, across the entire BBTP1 chip at right
angles to the interdigitated fingers of the capacitor structures was
performed, these wafers were then coated with various thicknesses of
vapor deposited phosposilicate glass according to the DCQ processing
specifications and the second Talysurf/scan was made across the
vapox dielectric in the same general area as the scan made across
the bottom layer metalization. It was found that the hillocks pre-
sent in the bottom layer aluminum subsequent to delinations were
propagated in the vapor plated dielectric and that peaks in the
glass could be from 10 to 20 times as high as the original hillock
in the metalization, depending on the thickness of the glass layer.
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RELIABILITY RISK
RESISTOR STRUCTURES
LOW MODERATE HIGH
X
X
X
X
X
X
X
X
RELIABILITY RISK
CAPACITIVE STRUCTURES
LOW MODERATE HIGH
X
X
X
X
X
X
X
X
X X
DIELECTRIC
THICKNESS
10.0
6.1
6.5
10.3
8.9
6.3
8.5
9.2
10.3
THE SAMPLE SIZE OF B+C IS GENERALLY TWICE THE SAMPLE OF ANY OF THE
REMAINING WAFERS BECAUSE THIS WAFER WAS BROKEN AND EACH HALF WAS
TREATED AS AN INDIVIDUAL WAFER SUBSBQUENT TO ENCAPSULATION.
TABLE 3.16 - SUMMARY OF RELATIVE RELIABILITY RISKS
FOR METALIZATION AND OXIDE LAYERS
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A
I
H
E
F
G
J
B+C*
D
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The high glass peaks are the result of the increased growth ratio of
the glass at peaks and sharp corners. If the glass peaks are higher
than the thickness of the photoresist layer used to delineate the
via cuts, the via cut etch will also etch through the dielectric
layer at these points and can result in top to bottom layer metaliza-
tion shorts subsequent to top layer metalization. The mechanism in-
volved is illustrated in Figure 3.16. Table 3.17 presents the
data taken during the evaluation, and indicates that the density of
peaks greater than a given height increases with vapor deposited
glass thickness.
Referring to the summary of reliability risks of Table 3.16, it is
observed with the exception of wafer F that the high oxide risks
were associated with those wafers that had either relatively thin
or relatively thick dielectric layers. The high incidence of shorts
associated with the thick dielectric glass layers is attributed to
the glass peak phenomena, the shorts associated with the thin dielec-
tric layers are attributed to inadequate oxide coverage at the edge
metalization stripes.
It should also be pointed out that subsequent to the initial testing
of the capacitor structures only two additional failures were incur-
red on the BBTP1 vehicles subjected to the thermal stress screening.
(See Table 3.7). This data infers that if the capacitor struc-
tures from a given wafer exhibit good initial test data, oxide in-
tegrity will not present a reliability problem.with the functional
devices from that wafer.
As has been stated several times the DCQ devices from wafer A ex-
hibited the best reliability throughout the Phase 3 evaluation.
In addition to the data already discussed, the test patterns of
wafer A also exhibited other good characteristics not evident to
the same degree in the remaining wafers. They are:
a. Wafer "A" exhibited the best conformance to the emitter contact
3.47
Glass Peaks Resulting From Bottom Layer
Aluminum Hillocks
Vapor Deposited Dielectric
CROSS SECTION SUBSEQUENT TO PHOTORESIST
STEP SHOWING GLASS PEAKS NOT PROTECTED
BY THE PHOTORESIST LAYER.
Aluminum Shorts Resulting
CROSS SECTION SUBSEQUENT TO TOP LAYER
METALIZATION STEP SHOWING SHORTS RESULTING
FROM VAPOR DEPOSITED GLASS PEAKS:
FIGURE 3.16 - ILLUSTRATION OF MECHANISM RESPONSIBLE FOR TOP TO
BOTTOM LAYER ALUMINUM SHORTS AS A RESULT OF
ALUMINUM HILLOCK PROPAGATION THROUGH VAPOR
DEPOSITED DIELECTRIC LAYER
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BOTTOM LAYER
WAFER METAL THICKNESS
1
2
3
4
10,500
10,100
9,300
9,200
NO. OF HILLOCK
HIGHER THAN 5000O
0
0
0
0
VAPOR DEPOSITED
GLASS THICKNESS
6,500
8,200
10,600
12,700
NO. OF GLASS
PEAKS HIGHER
THAN 5000R
2
12
15
20
TABLE 3.17 - SUMMARY OF DENSITY OF HILLOCK AND GLASS PEAK
HIGHT AS A FUNCTION OF DIELECTRIC & BOTTOM
LAYER METALIZATION THICKNESS
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cut design. The design contact cut size is 0.25 X 0.25 mils,
and they appeared reasonably square and of approximately the
correct size on the multi-emitter transistor structure of
BBTP2. The emitter contact cuts on the devices from most of
the other wafers were generally small and considerably rounded
rather than square as designed. It should also be stated that
the 0.5 X 0.5 mil squares of the checker board alignment, a
size monitor was not effective in determining whether good con-
tact cut size had been achieved.
b. The bottom layer metalization taper on wafer A exhibited a
greater degree of taper than the devices from the remaining
wafers. The approximate horizontal distance from the edge of
the metalization to the point where the taper intersected the
tap surface of the bottom layer metalization pattern was approx-
imately 0.15 mils for wafer A, approximately 0.12 mils for
wafer E, approximately 0.10 mils for wafers H and I, approxi-
mately 0.08 mils for wafers J, B and C, and approximately 0.07
mils for wafers D and G.
3.3.5 Correlation of DCQ Failures With DCQ Test Data
Figure 3.17 shows the visual yield by visual category vs the func-
tional die sort yield for each of the DCQ wafers. Regardless of the
functional die sort yield, the visual yield by visual category is
essentially constant. Figure 3.18 shows the final test electrical
yield by visual category vs the functional die sort yield for each
of the DCQ wafers. On a wafer by wafer basis, the high yield die
sort wafers are also the wafers that exhibited a high final test
yield (D.C. + Functional subsequent to encapsulation). Additionally
there is no significant difference in the slope of this plot for the
Class A or the Class B devices, but the Class R devices show a
larger slope than the Class A and B devices indicating that the
preseal visual inspection does remove some of the devices which pre-
sent reliability risks. The calculated slopes for these plots are:
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VISUAL SLOPE % FUNCTIONAL DIE SORT YIELD
CATEGORY % FINAL TEST YIELD
A 0.16
B 0.16
R 0.24
Of significance in these plots is that Wafer A exhibited the best
Class A and B yield during both the functional and the final elec-
trical test, but the Class R devices from Wafer A had a zero final
test yield.
Table 3.2 shows the quantity of devices which failed the arbitrar-
ily established electrical screening parameter limits and indicates
the quantity of devices which failed these limits that also failed
during subsequent testing. These failures, by visual category are
listed below:
FAIL ELECTRICAL SCREENS FAIL SUBSEQUENT TESTS
VISUAL CLASS n S/N's n S/N's
A 2 F24, J32 2 F24, J32
B 5 C6, E3, F8, J21, J36 1 E3
R 3 Hi, H8, 18 3 Hi, H8, 18
TOTALS 10 6
The electrical screens were at least partially effective in removing
devices which were reliability risks, and moreover only one of the
-devices (S/N: J32, Class R) was a catastrophic failure.
Six Class B devices failed the hermeticity screen imposed but none
of these devices failed during subsequent testing.
Table 3.18 shows the percentage of failures by visual class and
wafer that failed initially (lst post encapsulation electrical test)
and percentage of failure, of the devices which survived the initial
test, by visual class and wafer through the screens and the life
test. Figure 3.19 shows this data plotted for visual Class A and
B combined and for all visual classes combined. Individual plots
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INITIAL TEST
(LESS SUBSEQUENT HERMETICITY AND INCLUDING FIRST TEMPERATURE TEST FAILURES)
CLASS
A
CLASS
B
CLASS
R
CLASS
A+B
TOTAL
ALL
CLASSES
w
4 o= co W
8 C C
¢4 CY N3 0< 3 9~~~~~-
+ I LI F-l [4~~~~~I-
S. ¢ 
rz3 4 b
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w
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tz4
w
¢4
N :
i-4 i-4
rXi U7 
34 A:-l w
<4
tl 34 1-
33/15 A
35/9 I
35/12 H
38/3
38/7
38/8
2/12 16 0/14 0 10/10 100 2/26 8 12/36 33
1/2 50 3/5 60 1/2 50 4/7 57 5/9 56
1/1 100 1/3 33 1/6 17 2/4 50 3/10 30
E 3/5 60 5/5 100 5/6 83 8/10 80 13/16 80
F 1/2 50 12/16 75 5/6 83 13/18 72 18/24 75
G 6/10 60 9/13 69 7/9 78 15/23 65 22/32 69
39/12 J
39/13 B+C
39/14 D
1/7 14 10/24 58 5/8 63 11/31 35 16/39 41
1/3 33 6/26 23 6/14 43 7/19 24 13/43 30
2/2 100 5/7 71 7/7 100 7/9 78 14/16 88
THROUGH SCREENING AND LIFE TEST
33/15 A
35/9 I
35/12 H
38/3
38/7
38/8
1/10 10 0/14 0
- 1/24 4 1/24 4
1/1 100 1/2 50 1/1 100 2/3 67 3/4 75
- - 1/2 50 5/5 100 1/2 50 6/7 86
E 2/2 100 - - 0/1
F 1/1 100 2/4 50 0/1
G 2/4 50 0/4 0 0/2
39/12 J
39/13 B+C
39/14 D
0 2/2 100 2/3 67
0 3/5 60 3/6 50
0 2/8 25 2/10 20
4/6 67 5/14 36 1/3 33 9/20 45 10/23 44
0/2 0 2/12 17 0/8 0 3/12 9 2/30 7
- - 1/2 50 ~ - 1/2 50 1/2 50
TABLE 3.18 - PERCENTAGE OF DCQ FAILURES INCURRED AT INITIAL
POST SEAL ELECTRICAL AND THROUGH SCREENS AND
LIFE TEST
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for each visual class were not prepared because of the limited
sample size of the Class A and Class R devices subsequent to the
initial measurements. The significant feature of this plot is that
it clearly depicts the relationship that exists between the percent-
age of initial failures and the percentage of failures, after the
appropriate sample size reduction, of the devices which survived the
initial test to fail during the subsequent screening and life test-
ing. Based on the plots shown in Figure 3.19, wafers with a low
final test yield can be expected to be less than reliable than de-
vices with a high final test yield. Also comparison of the plot of
the Class A and Class B devices with the plot for all visual classes
%FAILURES THROUGH SCREENS & LIFE TEST
shows that the slope % INITIAL FAILURES
is greater for the plot of all classes combined which reflects the
higher incidence of failure due to the Class R visual devices. This
data infers that the visual reject devices, according to the preseal
inspection criteria developed under this contract, are more suscep-
table to failure than the Class A and Class B devices. Figure
3.20 shows the percentage of failure through the screening tests
and the life test plotted against the die sort functional yield for
each wafer. The failure percentage for wafers H and J has been
modified for these plots to exclude the three chip to header bond
failure incurred on devices from wafer J and the cracked chip fail-
ure incurred on the device from wafer H, because these failures are
mechanical and in no way related to the electrical measurements per-
formed. Figure 3.20 shows a clear relationship on a wafer basis
between the functional electrical yield at wafer mapping and the
percentage of failures through screening and life test subsequent
to the removal of the devices which fail the first post encapsula-
tion measurements. The inference that can be made from the plots
is that poor yield wafers represent poor reliability risks, and
that the probability of good reliability increases asymptotically
as the die sort yield approaches 20%.
The correlation exhibited between the wafer mapping measurement and
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the final test yield, and between the wafer mapping and/or final
test yields and the screening and life reliability of the DCQ devices
demonstrates that the ultimate reliability of a product is a stronger
function of the processing variables than of the screens to which
the product is subjected to remove potentially defective or relia-
bility risk devices. The approach then to ultra high reliability
then must be through stringent process control to insure that:
a. All individual component values fall within the limits defined
by the worst case design equations,
b. Worst case metalization cross-sections are of sufficient area
to insure they can conduct, without damage or degradation, the
current it will be required to conduct in use,
c. The integrity of the thermal and vapor deposited oxides is such
that it is free from pin holes or thin areas to the extent
shorts through the oxide layer will not occur during use, and
the oxide layers will not crack during ambient or electrical
thermal excursions,
d. The contact cut and via cuts are of sufficient size to insure
adequate contact and are capable of conducting the worst case
currents they will be required to handle,
e. All die to header bonds are essentially void free and will not
fail under the imposition of thermal and or mechanical stresses,
f. All wire bonds are of sufficient size to retain reliable con-
tact throughout high mechanical and thermal stressing, and
the internal lead wires are of sufficient size to preclude the
possibility of thermal fatigue during operation. Also the in-
ternal lead lengths must be controled to the extent that the
wires will not be mechanically stressed during bonding, but
neither will they be capable of shorting to each other or to
the package containing the device.
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g. The package containing the device must be hermetic, capable of
adequate heat transfer and be able to withstand the thermal and
mechanical stresses to which it will be exposed.
All manufacturers utilize process controls to insure that each pro-
cessing lot has a reasonable assurance of meeting the reliability
and performance characteristics required. However, bulk parameters
are normally monitored with the use of a single monitor wafer in-
serted into the processing lot containing up to 20 wafers. It has
been documented that dopant flow patterns, depletion of dopant supply,
and the orientation of wafers in the diffusion tube can result in
bulk resistivity differences among the wafers in a single diffusion
lot depending upon where and how each wafer is oriented in a given
diffusion tube. Moreover, on the material utilized for the fabrica-
tion of the bilayer-bipolar test vehicles for this contract, bulk re-
sistivity gradients were observed across the diameter of the individ-
ual wafers as well as variations in the bulk resistivities of the
individual wafers from the same diffusion lots. The utilization of
test patterns incorporated into each wafer will permit accurate char-
acterization of each wafer intended for high reliability utilization
and insure that each wafer meets the design equation requirements to
preclude the possibility of long term failure because of slight de-
gradation of initially marginal bulk parameters. Additionally, since
the test patterns will permit measurement of the bulk characterics
after the completion of all processing, information can be obtained
to insure that the bulk characteristics monitored early in the dif-
fusion process, (i.e., epitaxial restivity, resistor sheet resis-
tivities, etc.) are not modified during subsequent diffusion or
drive in operations. Test patterns provide a means for monitoring
metalization and oxide integrity on a wafer basis rather than on a
lot basis as is normally performed, and they also provide a means
for monitoring contact cut, and via integrity across the diameter
of a wafer.
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If the test patterns are assembled into the same package at the same
time and with the same process as the functional devices, they should
provide a means for the detection of faulty chip to header bonds.
However, during the course of this contract, we experienced three
DCQ chip to header bond failures but no chip to header bond failures
of any of the test patterns. It is significant that two of the three
chip bond failures were from lot J, the same lot that also experi-
enced a DCQ failure because of a cracked chip. The only acceptable
explanation for these failures, although somewhat speculative, is
that the test patterns were not bonded at the same time and the bond-
ing process was somewhat out of control at the time the bonds were
made.
It is difficult to attribute the cause of the low temperature VOL
failures to a single mechanism. The factors involved include:
a. Small input transistor contact cuts,
b. High resistor values,
c. Low initial hFE values and evidence of about a 10% hFE degrada-
tion during the stress evaluation of the input transistor con-
tained on BBTP2.
The small emitter contact cuts on the input transistors, based on
the wafer mapping data obtained from BBTP2 appear to predominate at
the edge of each wafer. This is due to inadequate photoresist de-
lineation near the wafer periphery of these wafers and the small con-
tact cuts can become resistive resulting in an inadequate voltage at
the input to drive the output transistor into saturation. The high
resistor values are a function of two variables; high "lip" diffusion
sheet rho and inadequate resistor width at the periphery of the wafer
resulting from deficient photolith delineation. The low initial hFE
values apparently resulted from insufficient emitter drive in as in-
dicated by the relationships between the hFE, the base resistance
sheet resistivity, and the value of the base-emitter pinch resistor
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values. (See Table 3.10.) The combination of low beta, high re-
sistance values, beta fall off with temperature, and beta degrada-
tion can minimize the base drive to the output transistor sufficient-
ly so that it will not go into saturation, the conditions required
for a good VOL value.
We did not experience any DCQ failures during the screening or life
testing because of open metalization patterns or because of oxide
shorts in spite of the variation in metalization and oxide thickness
as monitored with the use of the structures of BBTP1. However,
based on the worst case current densities the device will experience
in use, and on the electromigration rate data available at the time
the device was designed in 1969, the PHILCO-FORD Microelectronics
Division Circuit Design Group extrapolated the MTF* to electromigra-
tion failure at 75°C to be of the order of 108 hours. This illus-
trates the conservative design limitations placed on the metaliza-
tion system of this circuit, and indicates that electromigration
failures should not have been anticipated. Because of the metaliza-
tion and oxide thickness variations initial failures because of in-
adequate metalization coverage at oxide steps, particularly in those
wafers where the ratio of the dielectric layer to the bottom layer
metalization layer thickness was less than unity should be expected.
Figure 3,21 illustrates that those wafers with a poor dielectric/
bottom layer metalization thickness ratio did experience a high per-
centage of failures at the initial measurements. The data from
wafers D, E, F and G does not fit this plot well, but these wafers
also contained individual eomponents with very poor electrical char-
acteristics which could also contribute to failure. The stresses
likely to accelerate the failure of metalization patterns at oxide
steps are thermal shock, and high current density testing. The
BBTP1 devices subjected to the thermal stress sequence did not ex-
perience a single failure during the course of the test. Failures
were experienced during the electromigration stressing of the struc-
tures of BBTP1. This testing was performed by applying a constant
*Mean Time First Failure.
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current to the metalization structure under test and the order in
which failures were incurred was essentially according to cross
sectional area as determined by the actual measurement of the struc-
tures, but the current density applied during these tests was sub-
stantially higher than experienced by the DCQ even under the stress
operational test to which they were subjected.
Initial test capacitor structure failures were also incurred during
the evaluation of BBTP1, but only two additional failures were incur-
red during the stress testing to which these vehicles were subjected.
Concerning the initial capacitor structure failures, the highest per-
centage of failures were incurred on test structure CVI56, the inter-
digitated structure for the evaluation of the vapor plated dielectric.
(See Table 3.6.) The high failure rate for this structure (71%)
as compared to the planar structure CVP34 (39%) and the failure rate
for the interdigitated thermal oxide structure CTI67, (32%) as com-
pared to the planar thermal oxide structure CTP47 (17%) demonstrates
that the periphery of the metalization is more susceptable to shorting
than is the planar portion of the structure and the thermal oxide
integrity is not as susceptable to failure as is a vapor deposited
oxide layer. It must be remembered however, failure of the capacitor
structures was defined as the inability of the structure to with-
stand an applied potential of 200 Volts, more than 20 times the max-
imum rated voltage of the DCQ devices. It should be reiterated how-
ever, that the capacitor structures of wafer A withstood the 200 V
test quite well and the DCQ devices from wafer A experienced very
few failures throughout the screening and life test sequence of the
Phase 3 evaluation.
No DCQ internal bond wire failures were incurred during the Phase 3
evaluation, and the test structure of BBTP1 intended to evaluate
bonding showed no degradation throughout the high stress screens to
which they were exposed.
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However, because each bond on an integrated circuit represents an
individual assembly operation, each equally susceptable to operator
error and failure, the wire and the chip bonds must be examined in-
dividually on each functional chip assembled. The test pattern
structure will enable one to determine only if the bonding process
is out of control, but will not detect individual processing defects.
A visual inspection must also be performed on each individual func-
tional chip because localized defects can occur that would not be
detected by test pattern data. During the course of this evaluation,
the Class A visual devices did not perform any better than the Class
B devices, but this is attributed to the fact that the types of de-
fects for which the Class A visual inspection is more sensitive to
did not occur. One of the areas in which the Class A visual specifi-
cation was deficient however, was it accepted devices with contact
cuts whose sides were no less than 0.75X the design size. This spec-
ification permits the designed 0.25 X 0.25 mil contact cut to be as
small as 0.1875 X 0.1875 mils or a reduction in area from .0625 to
0.0352 square mils. Based on current technology the original spec-
ification is adequate for most contact cut sizes, but to insure the
integrity of small emitter cuts, because we experienced problems in
this area, the specification has been modified to set a lower limit
on contact cut side lengths of 0.22 mils (minimum) for Class A de-
vices. Also, because we experienced chip to header bond failures,
the visual specification for chip bond acceptance has been tightened
to reject all devices in which the resolidified eutetic is not
visible along all four sides of the chip.
Package evaluations must obviously be performed on the package used
for the device being qualified. All that is required in this area
is that the packages tested be from the same lot material and they
be assembled at with identical procedures, and be subjected to iden-
tical handling as the functional devices which they represent.
Therefore, the packages used for the test patterns may be utilized
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for this purpose, but since 100% environmental screening is re-
quired of the functional vehicles, the package evaluation might
just as well be performed on the functional vehicles.
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SECTION IV
BIPOLAR SCREENING PROCEDURE
4.1 GENERAL SCREENING PROCEDURE FOR BIPOLAR DEVICES
The recommended screening procedure for bipolar silicon semiconductor de-
vices, based on the data collected during both the Phase 1 and the Phase 3
evaluations performed under this contract are contained in the following
subsections. The procedure is intended to remove devices with highly time
dependent failure mechanisms that are difficult to detect in a reasonable
period of time. For this reason, the developed procedure incorporates the
utilization of standard test pattern chips, containing individual test struc-
tures designed to be sensitive to potential failure mechanisms, that are
interdispersed on the same wafer as the functional devices. The test struc-
tures are intended to improve the sensitivity of detection techniques for
failure mechanisms that have been shown capable of escaping the best pre-
viously used practical screens. One of the advantages of the interdispersed
test pattern approach is the individual test.structures are exposed to the
same diffusion, oxide growth and metalization processes as the functional
devices and the data obtained from them permits an accurate assessment of
potential failure mechanisms of any group of devices on a wafer basis. Ad-
ditional advantages to the test pattern approach are:
a. Individual test structures can be subjected to stress levels not at-
tainable in a functional integrated circuit because of the restrictions
imposed by resistor values, interconnection configurations and thermal
constraints. Stress testing of individual test structures can acceler-
ate potential failure mechanism so that detection of the defect is pos-
sible in a reasonably short period as compared to the excessively long
test periods that would be required if the functional integrated cir-
cuit device were operated at "in-use" conditions.
b. Test pattern chips can be designed to fit the grid pattern of all of
the members of a integrated circuit family, and these test patterns can
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be used to monitor these process on a step by step basis as well as
providing the capability to minitor all processing parameters subse-
quent to the final processing operation. They therefore can be used
to insure that the process is in control, and orginally "in-spec" dif-
fusion parameters have not been inadvertently modified by subsequent
processing operations to the extent that they can jeopardize reliabil-
ity. Because utilization of a standard test pattern chip permits the
characterization of the fundamental parameters of a family process,
worst case design equations can be applied together with the test pat-
tern data to insure that all individual functional family members,
regardless of complexity, will meet their design requirements, on a
wafer by wafer basis, as soon as the test pattern data is obtained.
The test pattern approach is generally applicable to all bipolar structures,
although some modifications of the basic test structures may be required
between the different families.
4.2 TEST PATTERNS
The utilization of standard test patterns however, supplements rather than
precludes the 100% pre and post seal visual, electrical, mechanical, and
thermal screen normally performed on integrated circuits because test pat-
terns will not normally detect highly localized defects in areas not cover-
ed by the test structure. Examples of this type of defect includes:
a. Photolith defects,
b. Metalization scratches,
c. Diffusion defects, and
d. Oxide defects.
Test patterns may not detect individual processing step hazzards such as
poor chip to header bonding, wire bonding, or package related defects.
Therefore, 100% screening of the functional devices is also required to in-
sure overall long term reliability.
Test pattern utilization should prove to be economical for both large and
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small procurements. The additional costs involved include:
a. The design of a test pattern,
b. The step and repeat charges for interdispersing the test pattern into
the master mask,
c. The generation of a test program for the individual structures,
d. The performance of the test program for the individual test structures,
d. The loss of some silicon wafer area that would normally be devoted to
functional devices and
e. The cost of additional packages.
However items a. through c. are one time charges, the loss of silicon wafer
area to test pattern is a small portion of the total wafer area, the per-
formance of the test program can and the cost of additional packages will
probably be offset by the savings incurred by rejecting wafers on the basis
of the test pattern data prior to scribing thereby saving the assembly and
test costs associated with functional devices that would subsequently be
rejected.
When small procurements are involved, the one time charges can represent a
significant portion of the overall cost of the devices, but the information
obtained from the test patterns will offer insurance of adequate reliability
that would cost a considerable amount if the reliability had been guaranteed
with the use of additional functional test vehicles. When large procure-
ments are involved the one time charges can be prorated over the entire pro-
curement.
4.2.1 Bipolar Test Pattern Structures
The specified test pattern structures incorporated into each wafer,
and tested as part of the Phase 1 and Phase 3 bilayer bipolar eval-
uation are described in detail in the Intermin Scientific Report on
the Phase 1 - Bilayer Bipolar Evaluation Report and in the final
draft of the Evaluation Plan, Bilayer Bipolar Devices. Both of
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these documents were prepared under this contract and were dated
September 1971. The structures described in these reports were
adequate for the purpose of the functional devices studied under
this contract, except the structure RMCC contained 0.5 X 0.5 mil
contact cuts instead of 0.25 X 0.25 mil cuts as used on the emitters
of the multiple input transistors of the DCQ circuit and the eval-
uation of this structure yielded better results than were incurred
on the small emitter contact cuts of the test transistor of BBTP2.
The only other difficulty incurred with the test pattern structures
was that structures R2 5, RB, and RBP of BBTP2 were contained in a
single isolation bucket and utilized a common ground buss. Because
of this difficulty the ground buss had to be cut prior to the mea-
surement of these structures to preclude the parallel measurement
of these structures.
4.3 SPECIFIC SCREENING PROCEDURE FOR BIPOLAR DEVICES
The recommended screening procedure for bipolar devices is shown in Figure
4.1. The procedure is shown in the general form so that it is applicable
to all types of bipolar circuits rangeing from high to lot resistivity sub-
strate material. Specific recommendations are made for the rejection of
devices and/or wafers based on their ability to meet the specified criteria
at all test points throughout the screening procedure.
4.3.1 Test Pattern Design
The design of the test pattern chip must take into consideration
the family for which the individual test structures are intended
to evaluate. Digital type integrated circuits are normally dif-
fused into low resistivity (0.5Q-cm) substrates and do not normal-
ly experience inversion or channeling difficulties so surface
parameters would not normally need to be monitored. Linear circuits
however, are usually diffused into high resistivity substrates,
are susceptable to inversion phenenomea, and should have sur-
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face parameter monitor structures included in the test
pattern.
The following comprehensive list of test structures have
been divided into the categories that the individual struc-
tures are intended to monitor.
a. Semiconductor Bulk Effect Structures:
1. N+ insert sheet conductivity
2. Epitaxial layer sheet conductivity
3. Epitaxial layer sheet conductivity under base dif-
fusion (no N+ Buried layer)
4. Base diffusion sheet conductivity (wide resistor)
5. Resistance of diffused resistor-type pattern
(narrow resistor)
6. Base sheet resistance under emitter diffusion
7, Emitter sheet conductivity
8. Double-diffused npn transistor parameters
9. Lateral bipolar pnp transistor parameters
10. Substrate collector pnp transistor parameters
11. Isolation diode parameters
12. Collector-base diode
13. Large area collector base diode
14. Schottky barrier device between Al and the col-
lector region.
b. Surface Effect Structures:
1. A P-Channel MOS transistor between adjacent base
diffusion regions
2. A N-Channel MOS transistor between adjacent emit-
ter diffusion regions in a base diffused area
3. An MOS capacitor on a collector area
4. Surface ion migration structure
5. P-N junction with large periphery to area ratio
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6. Test structures in the collector and in the base
regions in which conductive paste can be used to
form MOS capacitors, MOS transistors and struc-
tures for measuring the surface recombination
velocity. These structures are to provide a
means for characterizing regions not covered by
metal-- regions in which leakage current and
field inversion or leakage problems are most like-
ly to occur.
c. Metallization, Oxide, and Ohmic Contact Integrity
Structures:
1. Series of contacts to collector regions
2. Series of contacts to base regions
3. Series of contacts to emitter regions
4. Metal line over oxide steps
5. Metal line for sheet resistivity
6. Metal pattern for measurement of actual linewidth
7. Metal over base region
8. Metal over emitter region
9. Second level metal line for sheet resistance
10. Series of vias with contacts between first and
second level metal
11. Second level metal area over planar first level 
metal
12. Second level metal area over delineated first
level metal
13. Second level metal line crossing steps caused by
delineated first level metal.
d. Bond Integrity Structures:
1. Adjacent pads connected by wide stripe, for mea-
surement of bond resistance and stability
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2. Bonding pad to measure breakdown strength of
dielectric under wire bonds.
e. Alignment and Thickness Measurement Structures:
1. Pattern to measure the thickness of each layer in
the structure directly by interference microscopy
2. Patterns to indicate alignment.
Structures for measurement of metal continuity over steps,
(i.e., Items c.4, c.10, c.11, and c.13) should contain
portions extending in mutually perpendicular directions
to evaluate the possibility of discontinuities or weak
areas because of shadowing in only one direction.
Structures b.1 through b.6 are applicable to high resis-
tivity substrates, such as those used for linear inte-
grated circuits, but not generally to digital integrated
circuits.
4.3.2 Test Pattern Location
A possible method of location of the test pattern chips
with respect to the functional devices on each high re-
liability wafer is shown in Figure 4.2. This method
of location insures that a test pattern is adjacent to
each functional device in the wafer and the ratio of chip
area consumed by test pattern devices to the area con-
sumed by the functional devices is only 0.16. An alter-
nate approach to test pattern location with respect to
the functional devices is shown in Figure 4.3. This
approach insures that a typical cross section of the wafer
is evaluated, and simplifies the electrical die sort mea-
surement procedure. With the test patterns located in
alternate positions, manual manipulation of the die sort
station is necessary to preclude the possibility of damage
to the test pattern because of the reject inker striking
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the test pattern when the test set is programed to test
the functional device. Because the alternate approach
can be utilized with fully automated die sort equipment
with only a minimum of manual intervention, this approach
is preferred. Additionally, this approach consumes only
about 11% of the entire chip area, and will normally
yield between 20 to 30 test patterns per wafer, a suf-
ficient quantity for the evaluation of each wafer. Also
this approach minimizes the problems inherent in stepping
the test patterns into the functional device grid. Fig-
ures 4.2 and 4.3 show two test patterns because it
is unlikely that all test patterns can be placed on one
chip. The pattern shown in Figure 4.2 is the approach
utilized during the work on this contract.
4.3.3 Electrical Die Sort and Visual Measurements:
The electrical die sort of each wafer should consist of
a complete room temperature test of all of the functional,
and all of the test pattern chips contained on the wafer.
Care must be exercised so that the proper test conditions
are applied to each type of chip on the wafer because in-
advertant test of the functional device with the test pat-
tern test program will cause the test equipment to sense
a reject and will result in the imposition of an ink dot
on the device in question. There is a strong possibility
of damage to the device being tested if this should occur,
either through the application of improper forcing func-
tions or by mechanical damage due to improper adjustment
of the inker. The test of the functional devices should
include both D.C. and functional tests. The test of the
test pattern structures should include Kelvin connection
measurement of the aluminum stripe resistance structures,
Kelvin connection measurements of the via and contact cut
structures, oxide breakdown measurements of the contact
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cut structures, measurements of the diffused resistor
structures at a current low enough so ohmic heating does
not influence the measured value, measurement of the tran-
sistor hFE, VSAT, VBE and leakage currents at conditions
under which they are intended to operate in the functional
circuit. The special test structures intended for the
evaluation of sheet and bulk resistivities should be mea-
sured at currents sufficiently high enough to insure ac-
curate measurements, but the applied voltages should be
kept sufficiently low so breakdown of the structure does
not occur. The values determined for the test structures,
(i.e., component values, sheet resistivities, bulk re-
sistivities, oxide breakdown voltages, bulk breakdown
voltages, etc.) should all be within the limits prescribed
for the process and the design values for each component.
The resistance values for the aluminum stripe, contact cut,
and via cut structures must be within the values determined
to be adequate to insure sufficient metalization cross sec-
tion on the basis of electomigration studies. Metalization
width and thickness measurements and oxide thickness mea-
surements shall also be made at this point. All thickness
and widths must be within the process specified limits.
4.3.4 Wafer Rejection At Die Sort
Based on the data obtained during this program, wafers with
a low die sort yield had a very high probability of failure
during the screening and life testing. (See Figure 3.20)
Because of this data, any wafer that does not have a func-
tional yield of 15% minimum for the functional device,
should be rejected.
Based on the data obtained for BBTP1 during this evaluation
(see Table 3.4) the wafers that exhibited a high inci-
dence of test structure failures for metalization and oxide
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integrity structures located on the interior of the wafer
(this excludes the structures located at the periphery of
the wafer) also exhibited a high function device failure
percentage through screening and life test. For this rea-
son, any wafer that exhibits greater than a 10% failure
percentage for any given test structure should be rejected.
Excluding the bulk pattern structures at the periphery of
the wafer, those wafers that exhibited deviations from
the specified design values for the bulk parameters (such
as sheet resistivity, resistance values, and betas) but
which passed the initial measurements also exhibited a
high failure percentage through screening and life test.
Since the device design is based on a given tolerance on
the process determined parameters (line widths, sheet re-
sistivity, diffuction depth, metalization thickness) those
wafers whose calculated mean values for processing deter-
mined parameters do not meet the specified worst case de-
sign limits, or whose calculated mean values do not meet
the specified process resistivities, should be rejected.
Also, neglecting the peripheral chips, the oxide and metal-
ization widths and thicknesses must be within the process
specified limits or the wafer shall be rejected.
The wafer rejection criteria based on the test pattern
data, or based on the functional test of the functional de-
vices are mutually independent. Failure for the criteria
established for any one structure is sufficient for wafer
rejection.
It is obvious that failure percentages must be kept for
this testing.
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4.3.5 Visual Die Sort
A visual die inspection, per the requirement of the visual
inspection criteria of Appendix "A" maybe performed by
the manufacturer at this point so that die with obvious
defects are not assembled. This inspection however, is
at the manufacturer's discretion and is performed for rea-
sons of economics because each device must be reinspected
subsequent to assembly.
4.3.6 Removal of Visual Reject Die
If the manufacturer chooses the dice that does not meet the
visual inspection criteria, or the dice which does not ex-
hibit electrical reject ink dots, may be removed at this
point.
4.3.7 Assembly
A sufficient quantity of each type of test pattern dice
must be assembled to insure that a minimum of six of each
test pattern dice from each wafer are available for sub-
sequent testing after encapsulation. All of the available
functional chips must be assembled. The assembly of both
the test pattern and the functional dice must be accom-
plished at the same time to insure that the chip bonding
conditions are identical, and wafer identity must be main-
tained. All assembled test patterns and functional devices
must be bonded according to the individual bonding require-
ments for each chip design.
4.3.8 Preseal Visual Inspection
All devices which do not meet the requirements of the pre-
seal visual inspection criteria of Appendix "A" are to be
serialized to maintain wafer identity, and all assemblies
are to be sealed according to the specified sealing pro-
cedure for the package.
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4.3.9 In Process Screens
Both the functional test vehicles and the test patterns are to be
subjected to the following in process screens:
a. Stabilization Bake per MIL-STD-883, Test Method 1008, 24 hours
(minumum).
b. Thermal Shock, per MIL-STD-883, Test Method 1011, Test Condi-
tion C (minimum).
c. Constant Acceleration, per MIL-STD-883, Method 2001, 40,000 G
(minimum) Y1 plane only.
d. Hermeticity, fine and gross, per MIL-STD-883, Test Method 1014,
Test Conditions A and C.
e. Radiographic Inspection, pe'r MIL-STD-883, Method 2012.
The functional devices shall also be subjected to appropriate elec-
trical screening tests designed to monitor the total device leakage
at the maximum rated VCC and input voltage conditions. Abnormally
high leakage values will indicate internal shorts, and/or inadequate
breakdown voltages which may not be detected during the normal elec-
trical test of these devices. Devices exhibiting abnormal values
should be rejected.
4.3.10 Initial Electrical Test, Functional Devices
All of the functional devices shall be D.C. and functional specifi-
cation for the device under question. These measurements shall be
made at -55°C, +25°C and +125°C. Any device which does not meet the
requirements of detailed electrical specification of the device sha
shall be rejected.
4.3.11 Initial Electrical Test, Bulk and Surface Effects Structures
The initial electrical measurements on the encapsulated bulk and sur-
face effects structures should consist of the electrical determina-
tion of the fundamental component parameters. The encapsulated bulk
and surface effects structures should include:
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a. Transistors, both MOS and bipolar, of the same geom-
etry as contained in the functional device. Several
different transistor geometries may be required,
b. Diodes, of the same geometry as utilized by the func-
tional device,
c. Metal-oxide-Silicon capacitor structures provided the
functional device is fabriated in high resistivity
substrate material (5 Q-cm or greater).
As a minimum, except as otherwise noted, the fundemental
component parameters should be measured at the conditions
to which they will be exposed during nominal operation in
the functional circuit. The following lists the parameters
that should be measured on several types of structures.
OUTPUT TRANSISTORS
VCE(SAT),- Saturation Voltage
VBE - Forward Emitter Voltage
BE
hFE - Forward Current Gain
hFER - Inverse Current Gain
ICEO, ICBO, and IEBO - Reverse Biased Leakage
Currents.
INPUT TRANSISTORS
The same parameters as indicated for output tran-
sistors and laterial current gain between the emit-
ters of multiple input transistors.
MOS TRANSISTORS
VGST - Threshold VoltageGST
Voltage Gain
Leakage Currents.
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DIODES
VF - Forward Voltage
VR - Reverse Voltage
RIR - Reverse Leakage Current.
METAL-OXIDE-SILICON CAPACITOR STRUCTURES
Flat Band Voltages
Charge densities, QSS Qo0, and QNEG.
4.3.12 Initial Electrical Test, Metalization and Oxide Integrity
Structures
The initial electrical measurements on the metalization
and oxide integrity structures should consist of the de-
termination of the resistances associated with each type
of metalization structure utilized in the functional de-
vice, and of the oxide breakdown voltage of each type of
oxide structure utilized in the functional device.
The metalization stripe structures for a monolayer metal-
ization system should include as a minimum:
a. A planar metalization stripe,
b. A metalization stripe over oxide steps,
c. A structure consisting of short lengths of a metaliza-
tion stripe in series with short lengths of "p" type
resistor diffusions to evaluate the integrity of con-
tact cuts.
The metalization stripe structures for multilayered metal-
ization systems should include metalization stripes on
each oxide layer similar to those described above, except
rather than a series string of metalization stripes and
diffused resistors interconnected through contact cuts, the
upper layer metalization stripes should be interconnected
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to bottom layer metalization stripes through vias.
The electrical measurements of the metalization stripe
structures should be performed with Kelvin connections to
preclude errors resulting from excessive contact resis-
tance.
Capacitor structures should be included in the test pat-
tern to evaluate the integrity of the thermal oxides and
the dielectric layers between multilayer metalization
planes. Since most oxide shorts occur at the periphery of
the metalization stripes, the capacitor structures should
be interdigitated to evaluate the possibility of peripheral
shorts. Bipolar oxide systems should be capable, in the
absence of defects, of supporting an applied potential of
200V.
4.3.13 Functional Device Burn-In
The Burn-In test circuit is dependent upon both the ex-
ternal pin configuration and the function the device is
designed to perform. Digital bipolar circuits are normal-
ly fabricated into low resistivity substrate material and
do not normally experience inversion difficulties. Linear
bipolar circuits however, are fabricated in high resis-
tivily material and are susceptable to inversion diffi-
culties.
Burn-In is normally used to screen devices which have suc-
cessfully passed all previous screening but would experi-
ence early failure in the subsystem application in which
they will be used. Most early digital bipolar device
failures are related to metalization and/or contact cuts
and/or oxide shorting difficulties. For these reasons the
burn-in operational circuits for digital bipolar devices
should be one that applies the maximum voltages, the high-
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est currents, utilizes the maximum number of internal com-
ponents, and operates at the highest temperature possible.
Since the circuit may be temperature cycled during use,
it would also be advantageous to insure that temperature
cycled operation would not cause metalization failures be-
cause of the application of thermally generated mechanical
stress resulting from the difference in thermal coeffi-
cients between the metalization system, the oxide layers
and the silicon substrate. Therefore, the burn-in circuit
that would be most effective in screening potential digital
bipolar device failures would be an open or closed ring
circuit, depending on the individual device configuration,
that is operated at the maximum rated voltage conditions
consistent with the maximum rated operating temperature,
and is cycled between the temperature extremes of +125°C
and -55°C. Operation at the maximum rated voltages insures
that the maximum amount of current is drawn through the
device. High current operation is the most successful
method for the removal of devices with metalization scratch-
es or other defects such as thin metal at oxide steps, or
metalization voids or smears. Temperature cycled ring cir-
cuit operation can be continously monitored, and provides
a means of insuring that the device will function properly
at the rated temperature extremes.
The recommended burn-in circuit for digital bipolar devices
therefore, is a temperature cycled ring circuit, operated
at the maximum rated voltages of the device. The tempera-
ture should be cycled between +125°C and -55°C three times
daily. The test duration should be a minimum of 340 hours,
but additional burn-in screening of devices intended for
very high reliability operation would be desirable.
For linear bipolar circuits the first 340 hours of burn-in
4.18
PHILCO '
Philco-Ford Corporation
Western Development Laboratories Division
should also be performed with the maximum rated supply and
input voltages applied and the circuit should be tempera-
ture cycled between +125°C and -55oC three times daily.
However, because of the possibility of inversion of these
devices, a second step consisting of +125°C reverse bias
testing should also be performed. The minimum duration of
the reverse bias test should be 340 hours.
4.3.14 Post Burn-In Electrical Measurements - Functional Devices
The post burn-in electrical measurements of the functional
devices shall consist of complete D.C. and functional test-
ing per the individual device specification at -55°C,
+25°C and +125°C. Transient measurements per the device
specification shall also be performed at -55°C, +25°C and
+125°C on a sampling basis. An LTPD of 10 with an accep-
tance number of 1 is to be applied to the transient mea-
surements. If the devices fail this inspection, tightened
inspection (LTPD = 7, acceptance number = 2) must be ap-
plied. Failure to the tightened inspection level will be
cause for rejection of the devices from the wafer.
Failure of an individual device to meet the specified D.C.
and/or functional test requirements shall be cause for re-
jection of the individual device. Failure of more than
10% of the devices from a given wafer during the burn-in
test will be cause for the rejection of all devices from
the wafer.
Delta limits shall also be applied to the pre and post
burn-in test data. These limits shall be:
/
a. Measured voltages - tl10%
b. Measured currents - -10%
c. Leakage Currents - -20 nA or +20% of the maximum spec-
ification limit, whichever is
greater.
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Individual devices which exceed the delta limit criteria
shall be rejected. If more than 10% of the devices from
a given wafer fail, in combination, the absolute and/or
the delta limits, the entire wafer shall be rejected.
4.3.15 Stress Test - Individual Bulk and Surface Effects Test
Structures
The stress tests on the individual bulk and surface effects
structures should be designed such that, based on the
worst case design analysis, these structures are subjected
to stresses in excess of the stresses they will experience
during actual circuit operation. The individual struc-
tures of this test pattern chip will be transistor struc-
tures and diode structures, structures of the same geom-
etry as used in the functional device. Also for linear
bipolar circuits Metal-Oxide-Silicon capacitor structures
shall be used to identify possible inversion difficulties
by applying the flat band voltage determination techniques
described in a later section of this report. Flat band
voltages shall be determined prior to and subsequent to
charge drifting of the MOS capacitor structures.
The transistor and the diode structures of the bulk and
surface effects pattern shall be generally subjected to
back bias testing at +125°C to determine whether these
structures exhibit any instabilities. In the case of in-
dividual transistor structures that are copies of devices
that operate in the active region in the functional cir-
cuit, power dissipation testing should be performed.
The individual structures shall be measured for the same
D.C. parameters as measured initially after 340, 670 and
1,000 hours of operation. Both absolute and delta limit
failure criteria shall be applied. The absolute limit
criteria shall be based on the worst case design analysis
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values of the parameters for each individual structure,
and the delta criteria shall be:
a. Measured voltages - ±10%
b. Measured currents - +10%
c. Leakage Currents - -20 nA or -20% of the maximum spec-
ified value, whichever is greater.
The minimum sample size from any one wafer for any test
structure shall be 10. The test circuit shall be arranged
so that all of the descrete structures can be tested si-
multaneously. Rejection of all of the devices, including
the functional devices, from the wafer from which the test
devices were obtained will be required if more than 20% of
any individual test structure fails the absolute and/or
delta criteria through 1,000 hours of test.
4.3.16 High Current Stress Testing
The metalization integrity patterns, consisting of the
aluminum stripe structures, the contact cut structures and
the via structures shall be subjected to high current
stress testing to insure that there is no reliability prob-
lem associated with the contact cuts, the vias or the in-
terconnecting aluminum metalization.
Effective utilization of the aluminum stripe patterns de-
pends upon the generation of MTBF vs current density plots
(for the worst case operating temperature the device will
experience) for each metalization process involved in the
functional device. Also the metalization stripes of the
test structure should be of the same minimum cross section'
that is utilized in the functional device.
The current to be applied during the stress testing shall
be determined by calculating the current level required to
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cause a current density of 1 X 106 Amps/cm2 in the alumin-
ium stripe of minimum cross section. The test tempera-
ture shall be the worst case operating temperature of the
functional device and the test shall be continued for 340
hours or to the point of 50% failure. The mean time before
failure shall be determined from the measured times to
failure for the structures under test, and the data shall
be extrapolated using the slopes of the previously deter-
mined data to insure that the mean time to failure, at the
worst case temperature and current density experienced in
the functional device, is in excess of the minimum relia-
bility requirements of the device. The same current level
as applied to the minimum cross section area stripe shall
be applied to all other metalization stripe structures and
to the via structure regardless of the current density to
insure that the mean time to failure for these structures
exceeds the mean time to failure of the minimum cross sec-
tional area stripe.
In the case of the contact cut evaluation structure the
maximum current level is limited by the resistor diffusion
breakdown voltage. For this structure the current level
to be applied shall be the maximum value that can be ap-
plied, without causing breakdown, to evaluate the integ-
rity of the contact cuts.
The functional devices from any given wafer will be re-
jected if the test pattern data indicates that metaliza-
tion, or via, or contact cut structures will not meet the
minimum reliability requirements of the functional device.
4.3.17 Thermal Stress - Metalization and Oxide Integrity Struc-
tures
The metalization and oxide integrity structures shall be
subjected to thermal stressing to accelerate potential
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failure mechanisms associated with bonding, metalizations,
and oxide layers. The test patterns should be capable of
withstanding these stresses and failure of the test struc-
tures will indicate potential reliability problems. The
thermal stress sequence shall consist of:
a. Electrical Measurements
b. Thermal Shock*
c. Electrical Measurements**
d. 2000C Storage, 340 Hours
e. Electrical Measurements**
f. Thermal Shock*
g. Electrical Measurements**
h. 200 0 C Storage, 340 Hours
i. Electrical Measurements**
j. Thermal Shock*
k. 2000C Storage, 340 Hours
1. Electrical Measurements**
m. Constant Acceleration***
n. Electrical Measurements**
* Per MIL-STD-883, Method 1011, Condition D.
** Measure all metalization, wire bond, via, and con-
tact cut structures, to determine resistance value.
Subject all capacitor structures to a 200 V stress.
*** Per MIL-STD-883, Method 2001, 40,000 G, Y1 plane
only.
A minimum of 10 structures from each wafer shall be sub-
jected to the above test sequence. Failure shall be de-
fined as the inability of the capacitor structures to
withstand the application of the 200 Volt potential, the
shorting or opening of the resistance structures, and/or
greater than a t10% change in resistance values when com-
pared with the initial measurement. The functional de-
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vices from the wafer from which the test patterns were
obtained shall be rejected if more than 10% of the test
structures from that wafer fail to meet the thermal stress
requirements.
4.3.18 Analysis of Failures
All functional and test structure vehicles which fail the
post encapsulation requirements of the screening procedure
shall be subjected to an analysis sufficient to determine
the the mechanism responsible for failure. The results
of the analyses shall be summarized, by wafer, according
to the mechanism responsible for failure and this data
shall be submitted for evaluation, concurrent with the
statistical data derived during the course of the screen-
ing procedure prior to the final acceptance of the devices
from any wafer.
4.3.19 Data Analysis and Acceptance Disposition
All of the data collected throughout the screening sequence
shall be collected and the failure criteria specified for
both the functional devices and the test structures shall
be applied on a wafer by wafer basis. The functional de-
vices from all wafers which do not meet the screening re-
quirements previously specified, shall be removed.
A summary of the screening data shall be prepared which
indicates by wafer, the serial numbers of the acceptable
devices, and the serial numbers of the unacceptable de-
vices and wafers together with the reasons for the rejec-
tion of the devices and/or wafers.
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SECTION V
MOS TEST RESULTS AND ANALYSIS
5.1 GENERAL
The arrangement of the factual data in this section is:
a. A summary of all the MOS test vehicle data collected during the Phase 3
evaluation performed in accordance with the Test Flow Diagram of Fig-
ure 5.1 and Table 5.1, and according to the requirements of the MOS
Evaluation Plan generated under the work on this contract.
b. The correlation of the MOSPA and the MOSPB data with the data obtained
from the MOS functional vehicles.
Where required, explanations are given in the text to clarify the data sum-
mariers, or the interpretations of the significance of the data.
Throughout the entire MOS evaluation control devices were measured at each
electrical test prior to subjecting any of the evaluation vehicles to the
measurement. The control device data is not specifically mentioned in the
text, but the maximum variation on the control device parameters was less
than 5% for leakage currents and less than 3% for measured currents and volt-
ages throughout the test program thus insuring adequate test set up and prop-
er electrical measurements. The preseal visual categories referred to
throughout this report as Class "A" or Class "B" devices are those devices
which met the preseal visual criteria of Appendix A. Class "R" devices are
devices which marginally failed the lower level (Class B) visual inspection
criteria.
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Fabricate P2000 wafers with
test patterns interdispersed
in each wafer
t,
Perform electrical die sort
on P2000 devices
Scribe wafers and perform
visual die inspection
Header and wire bond both
P2000 & test pattern chips
Perform preseal visual
inspection I
Perform microscopic and
electrical measurements
test patterns
Encapsulate devices and
serialize to identify each
chip with wafer from which
it was obtained
5R100 devices, processed
through serialization &
encapsulation during Phase
1 of contract
ItElectrical measurementIElectrical measurements
Electrical measurement
Regrown IIT bulk &] surface effects
Pattern "A" Table 3.1.1
Electrical measurements P2000
I
land 5R100 devices I
-I
IElectrical measurementsl
Extended operational life test
P2000 & 5R100 devices
IElectromigration StressI
lElectrical measurementJ Electrical measurement I
FIGURE 5.1 - EVALUATION PLAN FLOW DIAGRAM FOR MOS VEHICLES
5.2
on
100% In-Process screens
approximately 200 each 5RlO0's
300 each P2000's, 65 each bulk
and surface effects test patterns
and 65 each metal & oxide
integrity test patterns
a. Stabilization bake
b. Thermal Shock
c. Pneupactor shock
d. Centrifuge
e. Hermeticity, gross & fine
f. Radiographic Inspection
r
Electrical measurement
Regrown IIT metalliza-
tion & oxide integrity '
Pattern "B"
Thermal Stress
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I
PHILCO ''
Philco-Ford Corporation
Western Development Laboratories Division
DESCRIPTION
MOS Capacitor
over field
oxide
MOS Capacitor
over gate
oxide
Large area
p-n junction
Diode
Field oxide
MOS Transistor
Gate oxide
MOS Transistor
Lateral
Bipolar Transistor
MEASUREMENT
Flat band voltage
a. After drifting mobile charge, under 0 Volt
bias, for 12 minutes at 3000C.
b. After drifting mobile charge, under -36 Volt
bias, for 12 minutes at 300°C.
Flat band voltage
a. After drifting mobile charge, under 0 Volt
bias, for 12 minutes at 300°C.
b. After drifting mobile charge, under -12 Volt
bias, for 12 minutes at 300°C.
a. Leakage current at -20 V.
b. Breakdown voltage at 10 tA.
Inversion voltage
a. After drifting mobile charge, under 0 Volt
bias, for 12 minutes at 300°C.
b. After drifting mobile charge, under -36 Volt
bias, for 12 minutes at 3000C.
Inversion voltage
a. After drifting mobile charge, under 0 Volt
bias, for 12 minutes at 300°C.
b. After drifting mobile charge, under -12 Volt
bias, for 12 minutes at 300°C.
hFE at 5 VCE & 50 pAIC.
TABLE 5.1 - ELECTRICAL MEASUREMENTS ON TEST PATTERN A
5.3
TEST
STRUCTURE
1
2
3
6
7
8
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5.2 MOS TEST VEHICLE DATA SUMMARY
The material contained in the following subsections summarizes, on a wafer
by wafer basis, the results of the preseal visual inspection, and the fail-
ures incurred during the Phase 3 evaluation of the 5R100, P2000, MOSPA and
MOSPB test vehicles. The results of the failure analysis performed on the
test vehicles are also summarized. The correlation of the test pattern data
with functional device failures is presented in Subsection 5.3.
5.2.1 P2000 and 5R100 Evaluation Data Summary
Table 5.2 summarizes the quantity of the P2000 and 5R100 devices
from each wafer that were placed into the different visual categories
according to the preseal visual inspection criteria contained in
Appendix "A". The Table also summarizes the total yield of the P2000
and 5R100 devices on a wafer by wafer basis subsequent to the elec-
trical die sort measurement and subsequent to the initial post encap-
sulation test.
During the Phase 3 evaluations, the P2000 devices were serialized in
a manner so it would be known if the assembled device was fabricated
from a chip located in the "inner" or the "outer" portion of each
wafer. The "inner" chips consists of all chips within the circular
area approximately 5/8" in radius, concentric with the center of the
1" radius wafer, the "outer" chips are those around the periphery of
the wafer not included in the 5 /8 "1 radius circle. The purpose of
this identification was to determine if reliability was effected by
the portion of the wafer from which the chip was obtained. Table
5.3 summarizes the results of the initial post encapsulation test-
ing of the P2000 devices according to lot, wafer, and wafer position
of the chips used in the fabrication of these devices.
Table 5.4 summarizes the P2000 and the 5R100 failures incurred
through the entire Phase 3 evaluation program by wafer and visual
category. The failure criteria is defined in the final draft of the
evaluation plan for MOS devices submitted during September 1971.
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5R100 12-9-47 2 1 19 25 5 14 6 60 35 *
5R100 12-9-47 2 2 25 28 9 9 10 78 56 *
5R100 12-9-47 2 3 45 30 18 2 10 83 0 40
5R100 12-9-47 2 4 35 28 10 2 16 20 50 *
5R100 12-9-47 2 5 25 29 12 4 13 25 0 *
5R100 12-9-47 2 6 35 30 15 6 9 60 17 55
5R100 12-9-47 2 7 39 23 9 4 10 78 100 60
5R100 12-9-47 2 8 38 28 10 8 10 40 75 *
5R100 12-9-47 2 9 27 30 21 1 8 67 100 *
5R100 13-9-47 3 1 32 28 11 7 10 54 57 50
5R100 13-9-47 3 2 55 28 17 5 6 47 60 50
5R100 13-9-47 3 3 51 28 19 5 4 42 40 *
5R100 13-9-47 3 4 49 30 10 8 12 70 38 *
5R100 13-9-47 3 5 55 29 9 6 14 78 83 64
5R100 13-9-47 3 6 34 25 9 9 7 33 33 43
5R100 13-9-47 3 7 40 27 7 8 12 29 62 *
5R100 13-9-47 3 8 52 29 15 4 10 47 50 *
5R100 13-9-47 3 9 59 27 5 2 20 80 100 *
SR100 13-9-47 3 10 47 30 18 6 6 39 50 *
P2000 12-0-32 A 1 43 44 9 19 16 78 90 87
P2000 12-0-32 A 2 50 45 4 19 22 100 90 86
P2000 12-0-32 A 3 54 46 7 22 17 57 86 59
P2000 12-0-32 A 4 50 42 6 17 19 100 70 84
P2000 12-0-32 A 5 33 47 7 28 12 71 68 75
P2000 13-0-32 B 1 39 42 13 11 18 62 82 61
P2000 13-0-32 B 2 42 47 6 19 22 67 74 68
P2000 13-0-32 B 3 39 43 0 27 16 --- 74 94
P2000 13-0-32 B 4 32 47 6 19 22 100 74 59
P2000 13-0-32 B 5 41 44 3 22 19 100 82 94
P2000 14-0-32 C 1 50 41 11 10 20 82 80 85
P2000 14-0-32 C 2 51 40 8 12 20 75 92 90
* DATA INADEQUATE TO CALCULATE YIELDS
TABLE 5.2 - ELECTRICAL DIE SORT YIELD, PRESEAL VISUAL INSPECTION
RESULTS, AND POST SEAL ELECTRICAL TEST YIELDS FOR
THE 5R100 AND P2000 TEST VEHICLES.
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0
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0
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0
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TABLE 5.3 - INITIAL P2000 POST ENCAPSULATION FAILURES
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5RlO0
5RlO0
5RlO0
5R100
5RlOO
5RlO0
5R100
TOTALS
5RlO0
5RlOO
5R100
5R100
5R100
SR 100
5R100
5R100
5R100
5R100
3/1
3/2
3/3
3/4
3/5
3/6
3/7
3/8
3/9
3/10
B -
B -
B -
B -
B -
B -
B -
B -
B -
B -
TOTALS
P2000
P2000
P2000
P2000
P2000
P2000
P2000
P2000
P2000
P2000
A/1 B I
A/I B O
A/2 B I
A/2 B O
A/3 B I
A/3 B O
A/4 B I
A/4 B O
A/5 B II
A/5 B O
TOTALS
P2000
P2000
P2000
P2000
P2000
P2000
P2000
P2000
P2000
P2000
TOTALS
P2000
P2000
P2000
P2000
B/1 B I
B/1 B O
B/2 B I
B/2 B O
B/3 B I
B/3 B O
B/4 B I
B/4 B O
B/5 B I
B/5 B O
C/1 B I
C/1 B O
C/2 B I
C/2 B O
TOTALS
- R E J E C T S -
:3
cn
0 -~
-2 U :3o )
2/1 R -
2/ 2 R
2/4 R -
3 :3 H 
-; > :3 -
2/1 R - -
2/2 R 9/- -
2/3 R 10/4
4 - -
5 - -
2/6 R - 9/S
2/7 R - 10/6
2/8 R - 1/0
2/9 R - 1/0
Z2
Z U =
.2 :3 0 1
1n 3 03 00
H H :3 :3
0 2 0 o 0
2 3 0 1 0
1 3 0 0 0
0 2 0 0 0
0 0 0 0 0
0 0 0 0 0
z
:3
U
0
DI
l
0
1
1
0
0
W w
Z .2 , 
:3 0~~~~~~~~~~~~~~1 0
0 0 0 0
0 C 0 0
Po m .0 I n
H H H E H
cn :3 m: cn :3
0 0 0 0 o
a :3 a D.,
0. U U ) U 0. U) 0
0 0 3 0 0 0 0 0 0
3 1 0 0 0 0 0 0 0
0 0 0 0 0 0 0 0 0
0 0 0 0 0 0 0 0 0
0 0 0 0 0 () o 0 0
* U
0 0
O 0
0 0
0 0
0 0
31/15 3 8 0 1 0 2 3 1 3 0 0 0 0 0 0
R - 10/5
R - 6/3
R - -
R - -
R - 14/9
R - 6/3
R - -
R - -
R - -
R - 1/0
2 3 0 - -
0 3 0 0 0
4 1 0 0 0
0 3 0 - 1
1 - - - -
1 0 1 1 0 0 0 0 0 0
0 0 1 2
0 0 1 0 0 0 0 0 0 0
1 0 0 0 1 0 - - -
37/20 7 10 0 0 1 2 0 3 3 1 0 0 0 0 0
A/1 R 1 6/5
A/1 R O 10/0
A/2 R I 4/4
A/2 R 0 18/1
A/3 R I 9/4
A/3 R 0 8/1
A/4 R 1 7/5
A/4 R 0 12/0
A/5 R I 6/4
A/5 R 0 6/1
0 0 0 3 1
2 0 0 0 0
0 0 0 2 0
3 0 0 1 0
2 2 0 0 1
1 2 0 0 0
2 0 0 1 0
1 0 0 0 0
2 0 0 0 0
1 0 0 0 0
0 0
0 0
0 0
0 0
0 0
0 0
0 0
0 0
0 1
0 0
0 0
0 0
0 0
0 0 0 1 O O O 0 0 O
0 O 0 0 0 O 0 0 0 0
0 0 0 0 0 0 0 0 0 0
0 0 0 0 0 0 0 0 0 0
0 0 0 0 1 0 0 0 0 0
0 0 0 0 0 0 0 0 0 0
0 0 0 0 0 0 0 0 0 0
0 0 0 0 0 0 0 0 0 0
0 1 0 0 0 0 0 0 0 0
0 0 0 1 O 0 0 0 0 0
86/25 14 4 0 7 2 0 1 0 2 0 0 0 0 0
B/1 R I 8/5
B/1 R 0 12/0
B/2 R I 5/4
B/2 R 0 16/2
B/3 R I 8/5
B/3 R 0 8/0
B/4 R I 9/2
B/4 R 0 13/3
B/5 R I 13/5
B/5 R 0 6/0
2 0 0 4 1
4 1 0 0 0
2 0 0 2 1
4 0 0 2 0
1 0 0 0 0
0 0 0 0 0
5 2 0 0 0
1 1 0 1 1
0 1 0 0 0
0 0 0 0 0
0 0
0 0
0 0
0 0
0 0
0 0
0 1
0 0
0 2
0 0
98/25 19 5 0 9 3 0 3 0 1 0
C/I
C/I
C/2
C/2
R I 9/5
R 0 11/0
R I 12/5
R 0 6/0
0 0 0 0 0
0 0 0 0 0
0 0 0 0 0
0 0 0 0 0
3 1
0 0
4 0
0 0
0 0 0 0 0 0 0 0 0 0
0 0 0 0 0 0 0 0 0 0
0 0 0 0 0 0 0 0 0 0
0 0 0 0 0 0 0 0 0 0
0 0 0 1 0 0 0 0 1 0
0 0 0 0 0 0 0 0 0 0
0 1 0 0 0 0 0 0 0 0
0 0 0 0 0 0 O 0 0 0
0 0 0 0 0 0 0 0 0 0
0 0 0 0 0 0 0 0 0 0
0 0 0 0
0 1 0 0 0 0 0 0 0 0
0 0 0 0 0 0 0 0 0 0
0 1 0 0 0 0 0 0 0 0
0 O 0 0 0 0 0 0 0 0
TOTALS 38/10 0 0 0 0 0 7 1 0 2 0 0 0 0 0 0 0 0
* THE CLASS "R" DEVICE SAMPLE SIZE WAS REDUCED SUBSEQUENT TO THE INITIAL TEST. THE INITIAL SAMPLE/
TEST SAMPLE COLUMN SHOWS THE QUANTITY OF DEVICES SUBJECTED TO INITIAL TEST OVER THE QUANTITY OF
DEVICES THAT WERE SUBJECTED TO SUBSEQUENT TESTING.
TABLE 5.4 - P2000 AND SR100 FAILURES THROUGH EVALUATION TEST SEQUENCE
PAGE 3 of 3
5.9
:3
EH
SR100
SR100
SR100
5R100
SRIOO
5RI00
SRIOO1
5RI00
5RI00
TOTALS
3/1
3/2
3/3
3/4
3/5
3/6
3/7
3/8
3/9
3/10
0 0
5R100
SRI00
5R100
SR100
SRI00
5RI00
5R100
SRIOO
5R100
SR100
TOTALS
P2000
P2000
P2000
P2000
P2000
P2000
P2000
P2000
P2000
P2000
TOTALS
P2000
P2000
P2000
P2000
P2000
P2000
P2000
P2000
P2000
P2000
TOTALS
P2000
P2000
P2000
P2000
PHILCO (
Philco-Ford Corporation
Western Development Laboratories Division
A physics of failure determination was performed on all devices which
failed during the evaluation program. The analysis included the open-
ing and the microprobing of all devices where meaningful information
could be obtained. The results of this portion of the evaluation are
summarized in Table 5.5.
5,2.2 MOSPA Data Summary
The MOSPA test vehicles were incorporated into each P2000 wafer to
determine the stability of the fundemental bulk and surface param-
eters of each MOS wafer. Because the Phase 1 evaluation showed that
these parameters drift between wafer mapping and post encapsulation
all of the Phase 3 measurements were performed subsequent to encap-
sulation. The parameters evaluated are summarized in Table 5.6,
and the mean values obtained are summarized in Table 5.7. Similar
data was obtained on the 5R100 wafers during the Phase 1 evaluation
and is contained in the interim scientic report on the MOS Phase 1
evaluation.
5.2.3 MOSPB Data Summary
The MOSPB vehicles were incorporated into each P2000 wafer to deter-
mine if the metalization and oxide integrity was adequate to insure
device reliability. Encapsulated devices from each wafer from each
lot were subjected to electromigration and thermal stress testing in
accordance with the MOS Evaluation Plan to evaluate both the alumin-
ium stripe and capacitor structures of the test pattern. These test
structures were also used to measure metalization and oxide thick-
nesses, metalization widths and diffusion widths. The data derived
during the evaluation of the test structures is shown in the tables
and figures on the following pages as indicated:
TABLE DESCRIPTION
5.8 Metalization and diffusion line widths
5.9 Metalization and Oxide thicknesses
5.10 Summary-Oxide Breakdown voltage prior and subsequent
to thermal screening
5.10
r
TYPE LOT VISUAL SERIAL
CLASS NUMBER FAILED AT FAILURE MODE FAILURE MECHANISM
2 B 231
2 B 232
2 B 234
2 B 239
3 A 950
3 B 135
3 B 556
3 B 636
3 B 737
3 B 039
A B 214
A R 119
B A 110
B A 202
B B 328
B B 511
B B 534
C B 109
C B 111
C B 131
C B 235
2 A 344
2 A 345
2 A 346
2 A 339
2 A 659
2 A 751
2 B 134
2 R 333
2 R 337
2 R 342
3 A 138
3 A 549
3 A 842
3 R 140
A
A
A
A
A
A
A
A
A
A
A
A
A
A
A
B
B
B
B
B
B
B
B
C
C
C
2
A
B
B
B
POST 100% SCREENS
POST 100% SCREENS
POST 100% SCREENS
POST 100% SCREENS
POST 100% SCREENS
POST 100% SCREENS
POST 100% SCREENS
POST 100% SCREENS
POST 100% SCREENS
POST 100% SCREENS
POST 100% SCREENS
POST 100% SCREENS
POST 100% SCREENS
POST 100% SCREENS
POST 100% SCREENS
POST 100% SCREENS
POST 100% SCREENS
POST 100% SCREENS
POST 100% SCREENS
POST 100% SCREENS
POST 100% SCREENS
340 HOUR BURN-IN
340 HOUR BURN-IN
340 HOUR BURN-IN
340 HOUR BURN-IN
340 HOUR BURN-IN
340 HOUR BURN-IN
340 HOUR BURN-IN
340 HOUR BURN-IN
340 HOUR BURN-IN
340 HOUR BURN-IN
340 HOUR BURN-IN
340 HOUR BURN-IN
340 HOUR BURN-IN
340 HOUR BURN-IN
A 103 340 HOUR BURN-IN
A 404 340 HOUR BURN-IN
A 501 340 HOUR BURN-IN
A 505 340 HOUR BURN-IN
A 527 340 HOUR BURN-IN
B 114 340 HOUR BURN-IN
B 217 340 HOUR BURN-IN
B 331 340 HOUR BURN-IN
B 337 340 HOUR BURN-IN
B 412 340 HOUR BURN-IN
B 431 340 HOUR BURN-IN
B 504 340 HOUR BURN-IN
B 507 340 HOUR BURN-IN
B 508 340 HOUR BURN-IN
B 515 340 HOUR BURN-IN
A 427 340 HOUR BURN-IN
A 502 340 HOUR BURN-IN
B 414 340 HOUR BURN-IN
B 433 340 HOUR BURN-IN
B 207 340 HOUR BURN-IN
B 504 340 HOUR BURN-IN
B 505 340 HOUR BURN-IN
B 506 340 HOUR BURN-IN
A 107 340 HOUR BURN-IN
A 128 340 HOUR BURN-IN
A 230 340 HOUR BURN-IN
A 233 POST 2000 HR. LIFE
B 137 POST 2000 HR. LIFE
B 330 POST 2000 HR. LIFE
B 331 POST 2000 HR. LIFE
B 431 POST 2000 HR. LIFE
NO OUTPUT - SIDE 1
HIGH LEAKAGE & MCF
HIGH LEAKAGE & MCF
HIGH LEAKAGE & MCF
HIGH MCF
HIGH MCF
HIGH MCF
HIGH MCF
HIGH MCF
HIGH LEAKAGE
HIGH MCF
HIGH LEAKAGE
NO OUTPUT - SIDE 1
HIGH LEAKAGE
HIGH LEAKAGE
HIGH MCF
HIGH LEAKAGE MCF
FAILED FUNCTIONAL
HIGH MCF
HIGH LEAKAGE
HIGH LEAKAGE
HIGH LEAKAGE & MCF
HIGH LEAKAGE & MCF
HIGH LEAKAGE & MCF
HIGH LEAKAGE & MCF
HIGH LEAKAGE & MCF
FAIL MCF
HIGH LEAKAGE & MCF
HIGH MCF
NO OUTPUT
HIGH LEAKAGE
HIGH LEAKAGE
FAILED FUNCTIONAL
HIGH LEAKAGE
HIGH LEAKAGE
FAILED FUNCTIONAL
HIGH LEAKAGE
FAILED FUNCTIONAL
FAILED FUNCTIONAL
FAILED FUNCTIONAL
HIGH LEAKAGE & MCF
HIGH MCF
HIGH MCF
HIGH MCF
HIGH MCF
HIGH MCF
HIGH LEAKAGE
HIGH MCF
HIGH MCF
HIGH MCF
HIGH MCF
HIGH MCF
HIGH LEAKAGE
HIGH LEAKAGE & MCF
HIGH LEAKAGE
HIGH MCF
HIGH MCF
HIGH MCF
HIGH MCF
HIGH LEAKAGE
HIGH LEAKAGE
HIGH MCF
HIGH LEAKAGE
HIGH LEAKAGE
HIGH MCF
HIGH MCF
INTERNAL GATE TO GNDo SHORT
CP1 TO GND. SHORT
CP1 TO GND, SHORT
CP1 TO GND. SHORT
RECOVERED DURING 300°C BAKE
RECOVERED DURING 300°C BAKE
RECOVERED DURING 300°C BAKE
RECOVERED DURING 300°C BAKE
RECOVERED DURING 300°C BAKE
INTERNAL GATE TO GNDo SHORT
CP2 TO VDD SHORT
RECOVERED DURING 3000C BAKE
OPEN BOND-INPUT TO SIDE 1
INTERNAL GATE TO GND. SHORT
OUTPUT BUFFER CAPACITOR SHORT
RECOVERED DURING 300°C BAKE
OUTPUT BUFFER CAPACITOR SHORT
OPEN VDD LINE
RECOVERED DURING 300°C BAKE
INTERNAL GATE TO GND. SHORT
UNKNOWN.
BIT 1 GATE TO GND. SHORT
CP1 TO GND. SHORT
BIT 1 GATE TO GND. SHORT
BIT 1 GATE TO GND. SHORT
BIT 1 GATE TO GND. SHORT
BITS DROPPED - CAUSE UNKNOWN
BIT 1 GATE TO GND. SHORT
RECOVERED DURING 3000C BAKE
BIT 31, GATE TO GND. SHORT
INPUT PROTECTION DEVICE SHORT
INPUT PROTECTION DEVICE SHORT
OPEN GROUND LINE
CP1 TO GND. SHORT
INPUT PROTECTION DEVICE SHORT
PROBABLE SHORT IN OUTPUT BUFFER CIRCUIT
INPUT PROTECTION DEVICE SHORT
SHORT IN OUTPUT BUFFER CIRCUIT
INTERNAL GATE TO GND. SHORT
SHORT IN OUTPUT BUFFER CIRCUIT
CP2 TO OUTPUT SHORT
SHORT IN BUFFER CIRCUIT CAPACITOR
SHORT IN BUFFER CIRCUIT CAPACITOR
SHORT IN BUFFER CIRCUIT CAPACITOR
SHORT IN BUFFER CIRCUIT CAPACITOR
SHORT IN BUFFER CIRCUIT CAPACITOR
INPUT PROTECTION DEVICE SHORT
SHORT IN BUFFER CIRCUIT CAPACITOR
SHORT IN BUFFER CIRCUIT CAPACITOR
SHORT IN BUFFER CIRCUIT CAPACITOR
SHORT IN BUFFER CIRCUIT CAPACITOR
SHORT IN BUFFER CIRCUIT CAPACITOR
INPUT PROTECTION DEVICE SHORT
INTERNAL GATE TO GND. SHORT
INPUT PROTECTION DEVICE SHORT
SHORT IN BUFFER CIRCUIT CAPACITOR
SHORT IN BUFFER CIRCUIT CAPACITOR
SHORT IN BUFFER CIRCUIT CAPACITOR
SHORT IN BUFFER CIRCUIT CAPACITOR
INPUT PROTECTION DEVICE SHORT
INPUT PROTECTION DEVICE SHORT
RECOVERED DURING 300°C BAKE
RECOVERED DURING 3000°C BAKE
INPUT PROTECTION DEVICE SHORT
RECOVERED DURING 300°C BAKE
RECOVERED DURING 300°C BAKE
TABLE 5.5 - MOS 5R100 AND P2000 FAILURE ANALYSIS SUMMARY
5.11
5
5R100
5R100
5RlO0
5R100
5RI00
5R100
5R100
5R100
5R100
5R100
P2000
P2000
P2000
P2000
P2000
P2000
P2000
P2000
P2000
P2000
P2000
5R100
5R100
5R100
5RlO0
5R100
5RlO0
SR100
SR100
5RIO0
SRI00
5RI00
SRI00
SRlOO
5RlO0
P2000
P2000
P2000
P2000
P2000
P2000
P2000
P2000
P2000
P2000
P2000
P2000
P2000
P2000
P2000
P2000
P2000
P2000
P2000
P2000
P2000
P2000
P2000
P2000
P2000
P2000
5RlO0
P2000
P2000
P2000
P2000
PHILCO 
Philco-Ford Corporation
Western Development Laboratories Division
MEASUREMENT & PARAMETER SYMBOLS
C-V CHARACTERISTICS
a. After -36V, 300°C Drift (VFB1AN)
b. After +36V, 300°C Drift (VFB1AP)
c. After OV, 300°C Drift (VFBlAO)
C-V
a.
b.
C.
LARGE AREA p-n
JUNCTION DIODE
LATERAL DIFFUSION
MOS TRANSISTOR
(FIELD OXIDE
GATE)
MOS TRANSISTOR
(GATE OXIDE
GATE)
LATERIAL BIPOLAR
TRANSISTOR
CHARACTERISTICS
After -12V, 3000C Drift (VFB2AN)
After +12V, 300°C Drife (VFB2AP)
After OV, 300°C Drift (VFB2AO)
a. Reverse Current at -20V (IR3A)
b. Breakdown Voltage at 10A (BV3A)
PUNCH THROUGH VOLTAGE AT lOpA.
FOR EACH OF THE 5 DIFFERENT
DESIGN SEPERATIONS. (VPT)
INVERSION
a. After
b. After
INVERSION
a. After
b. After
VOLTAGE
-36V, 300°C Drift (V6AN)
OV, 300°C Drift (V6AO)
VOLTAGE
-12V, 300°C Drift (WAN)
OV, 300°C Drift (V7AO)
hFE AT 5VCE AND 50pA IC (HFEL)
DATA OBTAINED
FROM MEASUREMENT
FLAT BAND VOLTAGE
DOPING DENSITY
OXIDE THICKNESS
QSS, QO, AND QNEG
DENSITIES
FLAT BAND VOLTAGE
DOPING DENSITY
OXIDE THICKNESS
QSS, Qo, AND QNEG
DENSITIES
MEASURE OF
SURFACE CONDITIONS
EXTENT OF LATERIAL
DIFFUSION.
EFFECT OF MOBILE
CHARGE ON VGST OF
FIELD OXIDE
TRANSISTOR
EFFECT OF MOBILE
CHARGE ON VGST OF
GATE OXIDE
TRANSISTOR
MEASURE OF FAST
STATE DENSITY
TABLE 5.6 - MOSPA EVALUATIONS
5.12
TEST STRUCTURE
MOS CAPACITOR
(FIELD OXIDE
DIELECTRIC)
MOS CAPACITOR
(GATE OXIDE
DIELECTRIC)
ob 0cq ~
N
0
_ ¢oH ^ zN 
_- 0 N 0) 0
N H O A O < 0¢ N 
N O 4 N O O N OU)C Z
< S a X z a'- ay a
3f 0 0 v 0 < 0
3.6 3.0 4.6
3.1 2.3 3.0
3.4 2.4 1.9
3.0 2.6 3.7
2.7 1.7 3.0
2.3 3.2 4.1
2.1 3.0 3.1
2.3 4.7 2.5
3.1 2.2 2.2
13.5K 3.4 4.4 3.2
13.7K 2.0 1.7 2.6
^5C > 
_ -O - °<U K N
0 0 03
: Z z0 0 H 0 =Z
>~, > > P 0 z CY > >
- 4.2
- 5.0
- 6.3
- 4.5
- 6.1
+ 4.7
+ 5.5
+15.2
- 5.5
-22.8
-19.3
-21.0
-20.2
-16.8
-15.1
-13.2
-14.7
-19.8
- 5.1
-38.2
-32.6
-41.6
-35.6
-41.0
-32.0
-30.3
-32.3
1.8 1.30K 1.2 -1.4 -1.0 -1.0
1.9 1.30K 1.1 -1.0 -0.9 -0.9
1.8 1.34K 1.1 -1.2 -0.9 -1.0
1.8 1.30K 1.0 -1.2 -0.9 -1.0
1.8 1.30K 1.3 -1.2 -1.1 -1.0
1.9 1.30K 1.1 -1.1 -0.9 -0.8
1.7 1.30K 1.1 -1.1 -1.0 -1.0
1.6 1.35K 1.5 -1.2 -1.2 -1.2
1.8 1.30K 1.3 -1.3 -1.1 -1.2
+ 8.8 -18.5 -38.2 1.6 1.30K 7.3 -3.3 -4.6 -1.3
- 3.1 -14.1 -29.6 1.7 1.30K 7.1 -4.5 -4.5 -1.3
o
-) O
'4@ A X > 0 - 9 w 
o>1 uz Z _ v) _ V0 Z 0 Z _
A 17 0.55 17 96.0 13 5.95
B 18 0.98 18 92.0 13 6.50
C 7 0.99 7 100.0 8 3.56
19 32.12 19 24.55 20 3.08 20 2.60 !9 0.37
16 27.15 16 14.38 20 3.03 20 1.52 16 0.42
7 30.82 8 12.06 5 1.26 7 1.00 8 0.35
CURVE a
1
CURVE b
-W0 --- V- 0 V+ -
VFB(NEG) is a negative flat band voltage.
VFB(pos) is a positive flat band voltage.
SIGN CONVENTION USED FOR FLAT BAND VOLTAGE
TABLE 5.7 - SUMMARY OF MEAN VALUES OBTAINED FROM THE RIIT MOSPA VEHICLES DURING POST SCREEN EVALUATION
5.13
A/I 4 1.5
A/2 4 1.6
A/3 4 1.4
A/4 4 1.3
A/5 4 1.4
B/I 4 1.6
B/2 4 1.5
B/3 4 1.6
B/4 4 1.7
C/1 4 1.5
C/2 4 1.8
13.8K
13.7K
13.6K
13.6K
13.5K
13.9K
13.7K
14.0K
13.9K
LOT 12-0-32 (A) LOT 13-0-32 (B)
LOCATION METAL DIFFUSION VISUAL
WIDTH WIDTH
METALLOCATION WITH
WIDTH
DIFFUSION VISUAL
WIDTH
METALLOCATION WITH
WIDTH
IN 0.27 MILS
IN 0.30 MILS
OUT 0.25 MILS
OUT 0.30 MILS
1.02 NOTEA IN 0.30 1o02 NOTEA IN 0.30 1.02 NOTEA
1.00 NOTEA IN 0.25 1.07 NOTEA IN 0.27 1.06 NOTEA
1.06 NOTEA IN 0.25 1.O2 NOTEA OUT 0.30 1.O6 NOTEA
1.02 NOTEA IN 0.25 1.02 NOTEA OUT 0.25 1.OI NOTEA
IN 0.29 MILS
IN 0.35 MILS
OUT 0.35 MILS
OUT 0.32 MILS
1.02
1.02
0.97
1.02
NOTE A IN 0.27 1.02 NOTE A
NOTE A OUT 0.29 1.06 NOTE A
NOTE A OUT 0.30 1.06 NOTE A
IN 0.25 1.06 NOTE A
IN 0.29 1.01 NOTE A
OUT 0.29 1.08 NOTE A&B
NOTE A OUT 0.27 1.06 NOTE A OUT 0.29 1.02 NOTE A&B
IN 0.29 1.06 NOTE A
OUT 0.25 0.97 NOTE A
OUT 0.29
OUT 0.29
OUT 0.27
OUT 0.25
1.02
1.06
1.00
1.08
NOTE A
NOTE A
NOTE A
NOTE A
IN 0.27
IN 0.27
OUT 0.25
OUT 0.25
1.06
1.06
1.06
1.07
GOOD
GOOD
GOOD
GOOD
0.269 1.043 0.280 1.04
NOTES: "A" - MARGINAL METALIZATION
METAL STRIPE DOES NOT
ALLIGNMENT IN ONE DIRECTION, SUCH THAT CONTACT CUTS ARE NOT COMPLETELY COVERED AND
COMPLETELY CROSS OXIDE STEPS.
"B" - POOR CONTACT CUTS - CONTACT CUTS ARE SMALL AND NOT COMPLETE ETCHED.
TABLE 5.8 - METALIZATION AND DIFFUSION LINE WIDTH MEASUREMENTS - MOSPB
5.14
WAFER 1
WAFER 1
WAFER 1
WAFER 1
WAFER 2
WAFER 2
WAFER 2
WAFER 2
DIFFUSION
WIDTH VISUAL
WAFER 3
WAFER 3
WAFER 3
WAFER 3
WAFER 4
WAFER 4
WAFER 4
WAFER 4
WAFER 5
WAFER 5
WAFER 5
WAFER 5
MEAN VALUE 0.294 1.024
LOT 14-0-32 (C)
PHILCO 'b
Philco-Ford Corporation
Western Development Laboratories Division
LOT
CODE
MEAN
METALIZATION
THICKNESS
a
MEAN
GATE OXIDE
THICKNESS
MEAN
FIELD OXIDE
THICKNESS
MEAN
VAPOX THICKNESS
JR
12-0-32 A 12
13-0-32 B 11
14-0-32 C 4
PROCESS
SPECIFICATION
RANGE
10,600
9,270
11,800
8,000
15,000
1500
1500
1500
1475
1550
14,700
14,800
14,700
13,500
15,500
TABLE 5.9 - MEAN METALIZATION AND OXIDE
THICKNESS MEASUREMENTS - MOSPB
5.15
5900
4500
5900
11000
13000
PHILCO 
Philco-Ford Corporation
Western Development Laboratories Division
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TABLE DESCRIPTION
5.11 MOSPB Thermal Stress Sequence Failure Summary
5.12 MOSPB Electromigration Stress Failure Summary
FIGURE DESCRIPTION
5.2 Mean Value Plot of Resistance of Test Structures
RMCC, RMS, and RMp versus Steps of Thermal Stress
Sequence
5.3 Mean Value Plot of Leakage Current Across Capacitor
Structures versus Steps of Thermal Stress Sequence
The physics of failure analysis of all MOSBB device from which mean-
ingful information could be derived is shown in summary form in
Table 5.13.
5.3 MOS TEST VEHICLES CORRELATION
The following subsections show the degree of correlcation observed between
the results of the preseal visual inspection and the 5R100 and P2000 failures
incurred during the Phase 3 test program, as well as the degree of correla-
tion observed between the measured test pattern parameters and the 5R100 and
P2000 failures incurred during the Phase 3 evaluation. All of the Regrown
IIT MOS test pattern measurements were made during the Phase 3 evaluation be-
cause these patterns were incorporated into the Regrown IIT P2000 mask sets
which were fabricated for use in the Phase 3 evaluation. The Regrown II MOS
test pattern measurements however, since these patterns were incorporated in-
to the Regrown II 5R100 masks fabricated for use in both the Phase 1 and
Phase 3 evaluations, were all performed during the Phase 1 evaluation. The
data obtained from the Regrown IIT MOS test patterns is contained in Sections
5.2.2 and 5.2.3 of this report. The data obtained from the Regrown II MOS
test patterns is contained in the Interim Scientific Report on the Phase 1 -
MOS Evaluations for this program.
5.3.1 Correlation of 5R100 and P2000 Failures With Visual Inspection
Results
Figure 5.4 shows the final electrical test yield of the 5R100 and
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ELECTROMIGRATION STRESS
(STRUCTURES RMp AND RMS)
I = 66 mA, TEMPERATURE = 125°C
J = 7.5 X 105 AMP/CM2
SAMPLE S/N OF HOURS TO
FAILURE FAILURE
15 A 35
A 513
B 50
B 15
B 113
A 42
B 317
C 215
A 114
B 26
A 214
55
102
104
106
122
167
188
216
282
301
345
ELECTROMIGRATION STRESS
(STRUCTURES RMP AND RMS)
I = 158 mA, TEMPERATURE = 125°C
J = 2.0 X 106 AMP/CM2
SAMPLE LOT S/N OF HOURS TO
FAILURE FAILURE
14 B 311
B 419
A 112
B 41
A 33
A 58
A 413
B 112
A 314
C 113
B 24
B 59
C 26
A 213
1
10.5
11.5
12.5
14.0
15.5
16.0
18.5
21.0
21.5
23.0
27.0
39.0
45.0
ELECTROMIGRATION STRESS
(STRUCTURES RMP AND RMS) 
I = 89 mA, TEMPERATURE = 125°C
J = 1.0 X 106 AMP/CM2 (NOMINAL)
SAMPLE LOT S/N OF HOURS TO
FAILURE FAILURE
14 B 36
C 24
A 313
C 113
B 16
A 57
B 414
C 217
A 210
B 22
A 15
27
34
41
51
63
94
96
99
125
126
127
NOTE: Serial Number indicates wafer and
portion of wafer from which each device
was obtained according to the following
code:
a. 2 digit serialization, the first
digit is the wafer number, the second
is the device number. All devices
with two digit serial numbers came
from the inner portion of the wafer.
b. 3 digit serialization, the first
digit is the wafer number, the second
and third digits are the device num-
ber. All devices with 3 digit serial
numbers came from the outer portion
of the wafer.
TABLE 5.12 - SUMMARY OF MOSPB ELECTROMIGRATION STRESS FAILURES
5.19
co
't 
1-4
0~
En H
-4 ¢~o ¢-
u] z
= EH
^ rA
w rp
ci N:
2ol
c/)
I P
0
0
OO
(3o0SI ) :ROV'OHS
dN1. HDIH *SIH 0001 ISOa
(Do .O+ OL Do9-)
>IDOOHS "IVlaHJ; *.-Oc iSOci
(Do0SI) .aDmOlS
]dNZT HOIH *SHH OL9 ISOd
(Do0 I1+ O. Dog9- )
XDOHS rIVKSHI *1OZ ISOa
(oOI) :f)VaO.S
adLZJ H)IH *SdH 0'£ ZSOa
(:oOSI+ 0O Dog9-)
,DOHS 'IVal:{H l 1 ISOcI
lNMNMMNSVaK %ILINI
0
( Q SRH0 - alIVA NV3R
FIGURE 5.2 - MEAN RESISTANCE THROUGH THERMAL STRESS SEQUENCE
5.20
4
VP
. W
z
P64 01to w
Kn
rn FH
U"..
rW
) n
E-4
Kn
0
0
0
0
p
E-4
rn
y
4
o 0
o oo o
Ln 0
o
0
0
a;
I 
II
I 4
I
m
W) 0
I
I 4
I
I
8.00
6.00
4.00
2.00
1.00
0.80
0.60
0.40
0.20
0.10
0.08
0.06
0.04
0.02
0.01
E 0 Eo 0 0
w 0 ~E-40 Ci0 PO4 Cl0
un 0 un O0 inu
Z vt O Po vt O ELn ~ 4 = cn O
0-' ~ ~
C/) rx)E-4~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~-
0 ~~~~~0 o0
PA L E KG CU ORN O r 0 0 fO
Ut~ ~~c 1:t: E0 11 r- E- W I'DE
2~~~~~~ '-H emoo -
ICS, CM NCS CY ) UC Ic
E-4 E-4 H H E-_ H
1-4 C/) En C/) u ) cl
Z 0 0 0 0 0
pi. p4 pi P. P4
MEAN LEAKAGE CURRENT OF CAPACITOR STRUCTURES
CS, CM AND CL OF MOSPB
Vs
STEPS OF THERMAL STRESS SEQUENCE
FIGURE 5.3 - CAPACITOR LEAKAGE THROUGH THERMAL STRESS
5.21
v-
co
0
:oo0 0
H un
0
P -
 Cp
1U)
Eq
n 
PHILCO <
Philco-Ford Corporation
Western Development Laboratories Division
P:4 :44
O O
cn w w
O4 OZ
E- E
E-IH
m ¢ O H H 1) r
w F< - 44- 
0 Q; g- t ;-4wZ xZ 0 uZ pZ F :N PiO w H Z H
O~~~ O O <Q1
%O %O %O 0 %O %O
---- 4 4-4 -4
X X X X X X
Cq N1 N Cq Cql 0
'-4
¢ X
PJ 0nV HH- U) P
Om O 
XQ P- E-4
6 Wm
Z <1 n 
g4
z >cnt 
wm (n0 
OL 4OOZ 
P-i
En
H
,=)
U U, X U) U
, m Q E m CZ
O O PHtO 0
Z >Z O >
o4U)
0
I
O3
I4
Cl
r4
u
1:54
¢
-4
ti-
1.0 1 ID I' D %O 1s xO vO I ID ID
0 000000000
x xxxxx~xx
0e 4~ - 444 4- 
En -4 N 0n < < 
_ U r t U
l) H C tn
1-4
,n-- 0 ,-I , I' -- , I-i -It
- ' 4 o 4 - -4 U NN * N m H HH 
5.22
O3u=
m
P-i
E-4
x
0
0
5 ¢
Ee X
U:) A
En E~
w _
CI c'4
h PEn :
¢ z
Cl)z
O El
O H
o
0
m
PHILCO '
Philco-Ford Corporation
Western Development Laboratories Division
P2000 devices as a function of the visual category to which the de-
vices were assigned during the preseal visual inspection. This fig-
ure also shows the correlation between the final test yields of the
P2000 devices from the inner portion of the wafer as compared to the
P2000 devices from the outer portions of the wafer. In general,
there is no significant yield difference between the Class "A", Class
"B", and the Class "R" visual devices, The correlation plot of Fig-
ure 5.4 does not show any significant difference between the yields
of devices from the center of the wafer as opposed to devices from
the periphery of the wafer. Figure 5.5 shows the percentage of
failures at post seal electrical test and through screening and life
test as a function of visual category and P2000 or 5R100 lot from
which the devices were obtained. The plot for the percentage of
failures at the first post seal electrical test does not show any
general appreciable indication of improved yield as a result of the
more stringent preseal visual inspection criteria applied to the
Class "A" devices, although the Class "A" device failure percentages
are in general lower than the failure percentages for the Class "B"
devices. The failure percentages for the Class "R" however, because
they are quite similar to the Class "A" devices negate any interpre-
tation of the small differences between the Class "A" and Class "B"
devices.
The plot of Figure 5.5 for the percentage of failures through
screening and life testing yields some indication that the Class "A"
visual criteria has some effect on the improvement of reliability,
but even in this case the high failure percentage of the Lot B P2000
Class "A" devices, and the low failure percentage of the Lot 3, 5R100
Class "R" devices negate any general statements that the more strin-
gent visual inspection criteria have improved reliability for these
particular test vehicles. The only explanation for the fact that
improved reliability was not in general observed for the devices sub-
jected to the more stringent visual inspection criteria is that the
criteria is not sensitive to the mechanisms that resulted in the
5.23
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failure of these MOS devices. Visual inspection criteria can be
utilized to screen devices with visual metalization, diffusion, oxide
or bonding defects, provided they are large enough to be resolved at
the magnification utilized. The magnifications specified in the pre-
seal visual inspection criteria of Appendix A are sufficient to
screen any metalization or diffusion or bonding anomalies that can
present reliability hazzards. Gate oxide shorts however, because of
the thin oxide used over MOS gates, can occur at relatively small de-
fects and may not be observed at a practical magnification for 100%
preseal visual inspection.
It is our opinion that the highest practical magnification for pre-
seal visual inspection is 200X. Magnifications in excess of 200X re-
quire multiple scanning techniques where chip areas are liable to be
overlooked. Also the objectives used at higher than 200X magnifica-
tion have short working distances with a very shallow depths of
field. Because of these restrictions the possibility of chip or
bonding wire damage due to inadvertent contact between the microscope
objective and the device under inspection is quite high therefore,
higher than 200X microscopic inspection should not be used for pre-
seal inspection. Additionally, MOS devices are sensitive to inver-
sion phenomena and the charge densities responsible for this dif-
ficulty can not be microscopically observed.
The fact that there is no definite correlation between the stringency
of the preseal visual inspection criteria and the failures incurred
during this program does not infer the criteria should be modified.
It infers only that the failure mechanisms for which the inspection
criteria is sensitive were not present in the vehicles used during
this program. Had these types of defects been present the criteria
would have been effective, and it is our opinion the criteria as now
written is not only adequate but is also necessary to screen devices
where visual failure mechanisms are present.
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5.3.2 Correlation of 5R100 and P2000 Failures With MCF, MVVO, and MCVO Mea-
surements. and With The Input Stress and Stress Functional Test Data.
Minimum Clock Frequency Measurements (MCF).
Minimum VDD Voltage of operation measurements (MVVO), and Minimum
Clock Voltage of operation measurements were made on all 5R100 and
P2000 devices subjected to the Phase 3 evaluations. There was no
significant difference in the MVVO and the MCVO measurements for any
of the device types regardless of the visual category. The MCF mea-
surements exhibited appreciable differences between the 5R100 and the
P2000 device types, and also exhibited significant differences be-
tween individual wafers within a given lot. This data is summarized
in Table 5.14, however, there was no correlation between the MCF
values measured and the failure rate of either the 5R100 or the P2000
devices, except that devices which exhibited high MCF values (>2000
Hz at room temperature) subsequently failed during the test sequence.
Only 10 devices failed the stress functional test performed at 25°C
subsequent to the 100% environmental screens. The intent of this
test was to stress the internal nodes of the device and cause failure
of those devices with internal node oxide weaknesses. The input
stress test performed prior to the first post seal D.C. electrical
measurements does not stress the internal nodes of the device be-
cause of the circuit configurations of both the 5RL00 and the P2000
devices. Comparison of the stress functional and the burn-in circuit
however, shows that burn-in test to which the devices were subjected
was in effect a more severe extension of the stress functional test
because the voltages applied in both cases were identical, but the
burn-in was performed at 125°C for 340 hours as compared to the 25°C,
several second duration stress functional test. The conditions are
compared below:
TEST
TEST VDD VCpl VCP2 VIN,,O" VINi1li TEMP. DURATIONDURATION
Stress Functional -25V -30V -30V -4V -9V 25°C <30 Seconds
340 Hr. Burn-In -25V -30V -30V >-3V <-10V 125 0C 340 Hrs.
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MEAN MCF VALUE - Hz
H4 CS cn -It Ln ko 0_ 0
~~~~~~~~3 
P4 g 4 04 
5R100 2 A 272 950 678 1874 745 1382 485 1429 662 -
5R100 2 B 949 261 - 5300 - 50 794 375 338 -
5R100 2 R - 19 - 2249 63 - - -
ALL
5R100 2 COMBINED 723 852 568 3016 745 1546 394 902 639 -COMBINED
5R100 3 A 1930 54 1220 100 985 1480 2442 149 20 478
5R100 3 B 418 93 25 164 183 998 1158 208 115 375
5R100 3 R 1168 25 - - 392 1494 - - - -
ALL
5R100 3 COMBINED 1404 59 955 119 517 1321 1586 162 67 452COMBINED
P2000 A A 22 21 20 13 2018
P2000 A B 21 20 26 25 931
P2000 A R 20 20 20 10 477
ALL
P2000 A COMBINED 21 20 24 20 1088COMBINED
P2000 B A 36 51 - 44 56
P2000 B B 27 41 31 69 58
P2000 B R - - 33 202 36
P2000 B ALLP2000 COMBINED 34 43 32 70 56COMBINED
P2000 C A 19 12
P2000 C B 23 29
P2000 C R 22 10
ALL
P2000 C ALL 20 18
TABLE 5.14 - MEAN MCF VALUES BY DEVICE TYPE, LOT, WAFER AND VISUAL CLASSIFICATION
TABLE 5.14 - MEAN MCF VALUES BY DEVICE TYPE, LOT, WAFER AND VISUAL CLASSIFICATION
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It is therefore not surprising that the burn-in test cause the fail-
ure of a considerable quantity of the devices that were subjected to
this testing, nor is it surprising that the majority of the devices
which failed this test failed as a result of internal node shorts.
The results of the 340 hour burn-in are summarized below, the re-
sults of the failure analysis are summarized in Table 5.5.
CLASS "A" CLASS "B" CLASS "R"
TYPE LOT n f % FAIL n f % FAIL n f % FAIL
5R100 2 51 17 33% 14 6 43% 9 4 45%
5R100 3 45 22 49% 22 9 41% 17 6 35%
P2000 A 28 7 25% 77 20 28% 15 1 7%
P2000 B 17 12 70% 52 17 33% 10 1 10%
P2000 C 9 2 22% 9 3 33% 2 2 100%
In general, the 5R100 devices had a higher failure rate during this
testing than the P2000 devices, which demonstrates a reliability im-
provement by terminating metalization over thick field rather than
over gate oxide. The 5R100 devices terminate metalization over gate
oxide, the P2000 devices do not.
5.3.3 Correlation of 5R100 and P2000 Failures With MOSPA Data
The mean values for the RIIT bulk and surface effect structures of
MOSPA were summarized in Table 5.7 and the mean values for the
similar RII structures were summarized in the MOS Interim Scientific
Report. These values are shown on a lot by lot basis in Table 5.15
for easy comparison. The parameters which exhibit appreciable dif-
ferences between lots and should be of significance so far as screen-
ing is concerned are FBIAN, and V6AN. Both of these parameters are
associated with the drifting of charge in the field oxide under the
influence of negative bias. Figure 5.6 shows the cumulative per-
centage of failure (for the Class "A" and Class "B" devices combined)
as a function of burn-in and life test for each lot of devices used
in the Phase 3 evaluation. It is evident from this plot that the
P2000 devices from lots I"B"I and "C" continue to fail at a fairly
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high rate throughout the entire burn-in and life test, the P2000 de-
vices from Lot "A" experienced very few failures through both the
burn-in and life test and the 5R100 devices from Lots 2 and 3 ex-
perienced a rather high failure percentage early in the testing,
but failed less frequently subsequent to the post 340 hour measure-
ment. Examination of the Phase 1 life test data for the 5R100 de-
vices from Lots 2 and 3 shows that both lots experienced about a 30%
failure percentage through the 2,000 hour life test that was per-
formed under less severe operating conditions (VDD = -15V, VCp = -26V,
TA = 125°C). Figure 5.7 shows the percentage of failure through
the 2,000 hour life test performed as part of the Phase 3 evaluation
(VDD = -25V, VCp = -30V, TA = 125°C). It is observed from this plot
that the 5R100 devices from Lots 2 and 3 behave similarly, but ex-
hibit an increasing failure percentage with time, and the P2000 de-
vices from Lot "A" show a relatively low and constant failure per-
centage with time. Comparison of the failure percentage with time
on life test with the mean values for FB1AN and V6AN shows correla-
tion of the increasing failure percentage lots (P2000, Lot B and
P2000 Lot C) with positive FB1AN values and abnormally low V6AN
values. The similarity between the percentages for the 5R100 Lot 2
and 3 devices during the Phase 3 life testing and the similarity be-
tween the failure percentages during the Phase 1 life testing indi-
cates that the Phase 1 and Phase 3 data is compatible. The lower
failure rates during the Phase 3 life testing are attributed to the
fact that the Phase 3 burn-in conducted at a more severe stress level
than during the Phase 1 evaluation was more successful in screening
potential 5R100 failures.
5.3.4 Correlation of MOSPB Data
The data obtained from the MOSPB vehicles during the Phase 3 evalu-
ations are contained in subsection 5.2.3. The intent of the measure-
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ments and testing of the individual structures of this pattern was
to insure that the metalization and oxide layers of the functional
device conformed to the processing specification and would not jeop-
ardize the reliability of the functional vehicles.
The process specified thicknesses for the metalization and oxide
thicknesses are:
GATE OXIDE - 1,475A - 1,550R
FIELD OXIDE - 13,500A - 15,OOO0
METALIZATION - 9,OOO0 - 16,0008
PHOSPHOSILICATE
SURFACE PASSIVATION - 11,000 - 13,0008
Comparision of the data from Table 5.9 with the indicated specified
values shows that all but the passivating glass layer thicknesses
were within the process specified tolerance and these thicknesses
were quite well controlled. Table 5.8 shows the width measured data
taken on metalization stripes, and "p" type resistor diffusion. The
metalization line width was designed to be 0.3 mil and the resistor
diffusion designed width was 1.0 mils. Comparison of the measured
values of Table 5.8 with the design widths indicates that the diffu-
sion widths were controlled to within 6-7% which is somewhat loose,
but adequate, and the metalization widths were controlled to within
16% of the design width. The metalization widths were typically nar-
rower than designed, but because these particular MOS devices do not
operate at high currents, no difficulties should be experienced with
metalization opens.
Table 5.10 shows the voltage required to cause shorting of the ca-
pacitor structures of the RIIT, MOSPB test pattern. The data taken
on a sample of devices prior to thermal screening, and the data
taken on a second sample of devices subsequent to thermal screening
indicates that successive application of thermal shock (-65°C to
+150°C) and 150°C storage does not degrade the insulating charac-
teristics of the gate oxide utilized as the dielectric for these
5.34
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capacitor structures. The data does indicate however, that the
capacitor structures from the outer portion of the wafer, on the
average, are capable of sustaining a higher voltage than the struc-
tures from the inside of the wafer. Table 5.11 summarizes the re-
sults of the thermal stress sequence testing of the MOSPB test pat-
terns. The single failure incurred during the test sequence was a
shorted 10 mil2 capacitor after the completion of the final 340 hour
150°C storage step. The maximum potential that had been applied to
the capacitor structures to this point was -40 Volts, and a single
failure from a total of 48 patterns each containing 3 discrete ca-
pacitor structures does not indicate the existance of any potential
oxide shorting problem with the P2000 test vehicles. The failure
analysis summary for the P2000 devices (Table 5.5) indicates that
the majority of failures incurred during the burn-in of these cir-
cuits was the result of shorts in the output buffer circuit capaci
tor. The maximum applied voltages during the burn-in and life test
of the P2000 devices were -2 5VDD and -30Vcp. Figure 5.8 shows the
circuit configuration of the output stage of the P2000 device.
Capacitor C1, (the.output buffer stage capacitor which exhibited
shorting problems during burn-in) and its associated circuitry is
used in lieu of a VGG power supply. During clock number 1 (CP1)
"ON" time, a charge of approximately VDD is placed on capacitor C1.
When capacitor C1 is turned off and CP2 is turned on the voltage at
node A is instantaneously VDD + VCp2. In this manner capacitor C1
develops an additive voltage level higher than any externally impress-
ed voltage, and under the conditions applied during the burn-in and
life test this voltage is equal to approximately 55 Volts. That the
burn-in was effective in screening devices with potential oxide
weaknesses it is necessary to consider the theoretical voltage stress
capability of thin silicon oxide films. The theoretical limit for
thin oxide films is of the order of 1 X 107 volts/cm. The stress
applied to C1 during burn-in was:
Voltage stress Instantaneous C1 Voltage
CVoltage stress = Diel ctric Thickness
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55 Volts
Voltage Stress = 1500X (Dielectric Thickness) X 10-8 cm/X
6Voltage Stress - 3.7 X 10 Volts/cm.
This stress is not of sufficient magnitude to cause shorting pro-
vided the oxide layer does not contain any defects, but if defects
exist that reduce the oxide thickness to 600-7002 at any point, the
maximum theoretical sustaining voltage limit is approached and short-
ing will occur. Actually oxide defects will always limit the
maximum voltage that can be applied to a dielectric layer. Fig-
ure 5.9 shows the mean voltage that the capacitor structures (gate
oxide dielectric layers) of MOSPB were able to sustain before short-
ing as a function of the area of the capacitor. The decrease in
sustaining voltage with increased capacitor area is attributed to
the increased probability of a more serious oxide defect in the
oxide area under the larger area metalization. Based on this data,
and the area of the C1, capacitor (6 mils X 3 mils), the C1 struc-
ture should be able to withstand, on the average, a stress of 90
volts.
Figure 5.2 shows the stability of the metalization and contact cut
structures of MOSPB and Figure 5.3 shows the stability of the ca-
pacitor structures of MOSPB through the thermal stress sequence.
This data indicates that there is no degradation of these structures
as a result of thermal stressing.
Table 5.12 shows the results of the electromigration testing per-
formed on the metalization structures RMp and RMS of MOSPB. The
data takes the same general shape as the data obtained during the
Phase 1 evaluation on similar structures, but the mean time to fail-
ure for these structures at any given ckrrent level is less than was
observed during the Phase 1 testing. The decrease in the mean time
to failure for the Phase 3 structures is the result of the applica-
tion of larger current densities because of the reduced cross sec-
tion of the Phase 3 vehicles. (The line widths for the Phase 3
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vehicles were narrower than the 0.3 mil design width, and the line
width for the Phase 1 vehicles were wider than the 0.3 mil design
width.) The length and the metalization thickness for the Phase 1
and the Phase 3 vehicles were essentially the same. The difference
in metalization width was reflected in the measured resistance values:
PLANAR METALIZATION METALIZATION STRIPE
STRIPE OVER OXIDE STEPS
Resistance Structure Symbol Resistance Structure Symbol
PHASE 1 6.5Q RiB 7.5Q R4 B
PHASE 3 8.9Q RMp 9.8Q RMS
The electromigration data indicates that no electromigration diffi-
culties should have been observed during the Phase 3 testing and no
functional failures occurred as a result of open metalization pat-
terns. The design of these particular devices however, is such that
they are not susceptable to electromigration difficulties. In order
to achieve a current density of 5 X 105 Amp/cm2 in the P2000 metal-
ization pattern, almost 80% of the ground stripe would have to be
removed by a scratch or void, and the preseal visual criteria pre-
cludes this occurrance by rejecting devices where less than one half
of the metalization stripe has been disturbed.
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SECTION VI
MOS SCREENING PROCEDURE
6.1 GENERAL SCREENING PROCEDURE FOR MOS DEVICES
The recommended general screening procedure for MOS devices is contained in
the following subsections. As with the general screening procedure for bi-
polar devices, the utilization of test patterns fabricated into the same
wafer as the MOS functional devices to aid in the removal of functional MOS
devices with highly time dependent failure mechanisms is advocated. The
arguements concerning the advantages of test patterns that were presented in
Section 3.4 in conjunction with the justification for the use of test patterns
with bipolar devices are equally valid for MOS devices. It was stated in
Section 3.4 and must be re-emphasised here however, the utilization of test
patterns as a screening tool supplements, but does not replace the normal
screening techniques generally applied to high reliability procurements of
MOS devices.
6.1.1 MOS Test Pattern Structures
The specific test pattern structures incorporated into each wafer
and tested as part of the Phase 1 and Phase 3 MOS evaluations are
described in detail in the Phase 1 - MOS Evaluation Interium Scien-
tific Report and in the MOS Test Method and Evaluation Plan prepared
and submitted as part of this contract during September 1971. The
test pattern structures described in these reports were adequate for
the evaluation of the functional vehicles evaluated under this con-
tract. It should be pointed out however, that two different MOS pro-
cessing procedures were used during this contract, the RII process
for the fabrication of the 5R100 devices, and the RIIT process for
the fabrication of the P2000 vehicles. Because of the change in pro-
cessing, the test pattern masks had to be modified to obtain the re-
quired individual test structures for each process even though the
final structures performed identical functions. Other processing
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techniques will also require mask sets compatable with the processing
by which the functional device is being fabricated. The comments of
subsection 4.3.1 concerning test pattern design are pertainent to
MOS test pattern design, and the comprehensive list of test struc-
tures given in that subsection are applicable to individual MOS
test structures. The location of test patterns in each wafer was
discussed in Section 4.3.2, for bipolar devices; the identical
arguments for the location of test patterns can be applied to wafers
containing MOS Vehicles.
6.2 SPECIFIC SCREENING PROCEDURE FOR MOS DEVICES
The recommended screening procedure for MOS devices is shown in Figure 6.1.
The procedure is shown in the general form so that it is applicable to all
types of MOS circuits. Specific recommendations are made for the rejection
of devices and/or wafers based on their ability to meet the specified crite-
ria at all test points throughout the screening sequence.
6.2.1 Test Pattern Design
The design of MOS test pattern structures must take into considera-
tion the MOS family the structures are intended to monitor, the
metalization system utilized, and the potential failure mechanisms
inherent in the functional structures. Since MOS vehicles are normal-
ly diffused into high resistivity substrates, they are particulary
susceptable to inversion phenomena and the test pattern should in-
clude structures capable of monitoring surface and oxide charge.
Consideration should also be given to the incorporation of patterns
to monitor oxide integrity because the construction of MOS devices
causes them to be susceptable to oxide shorting. Because of the high
packing density of MOS circuits and the relatively small size of the
individual circuit components, alignment is critical so alignment
monitoring structures should be provided. Electromigration may or
may not present reliability risks depending upon the current densities
that occur in metalization patterns, however, because construction in
the metalization patterns because of inadequate processing may cause
6.2
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unanticipated problems, structures should be included to monitor the
integrity of the interconnecting metalization. Provisions should
also be made to monitor the integrity of contact cuts because MOS
shift registers have been known to function properly for a short
period of time by virtue of capacitive coupling through unopened
contact cuts. This type of failure demonstrates that the many
small contact cuts of MOS devices are a definite reliability risk
and require evaluation. A comprehensive list of test structures was
divided into the categories they are intended to monitor were pre-
sented in subsection 4.3.1, and the complete description of the MOS
portion of this contract was presented in the Phase 1 Interim
Scientific Report. As a minimum, the structures utilized during this
program should be included into any test pattern chip, designated for
the evaluation of MOS devices. The design of the structures however,
may require modification so they are sensitive to parameter varia-
tions if other than oxide gate MOS vehicles are to be evaluated.
6.2.2 Test Pattern Location
The location of test patterns on the functional device chip was
discussed in detail in subsection 4.3.2, and the arguments concern-
ing the location of test patterns with respect to the functional de-
vices are equally valid for MOS vehicles. The recommended location
of test patterns on each wafer is shown in Figure 4.3
6.2.3 Electrical Die Sort
The electrical die sort of each MOS wafer should consist of a room
temperature evaluation of all of the functional vehicles, of the
metalization and oxide integrity test pattern structures, and of the
diffusion evaluation test pattern structures contained on the wafer.
The surface effects test structure evaluations however, because these
measurements are time consuming, rather difficult to perform with prob-
ing techniques, require heat treatment of the wafer, are of a nature
where wafer damage could occur and the values obtained are susceptable
to change upon encapsulation, should be postponed until the individual
structures are encapsulated. It is assumed that all MOS manufac-
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tures have included in-process screens for the deter-
mination and control of QSS, and Qo in the standard pro-
cessing specification and wafers which do not meet their
internal criterial are rejected. The die sort test of
functional devices should include both D.C. and functional
tests of sufficient quantity to insure that the devices
will meet their specified performance specifications. The
evaluation of the test pattern structures should include:
a. Kelvin connection measurements of the metalization
and contact cut integrity structures, including metal-
ization stripes on planar surfaces, metalization
stripes over oxide steps, contact cut evaluation
structures and via evaluation structures if required
by the metalization system.
b. Kelvin contact evaluation of the diffused resistor
structures at current levels sufficiently low so ohmic
heating does not influence the measured values.
c. Leakage measurements of the oxide integrity struc-
tures at a voltage higher than will be applied to the
functional device during operation but lower than the
oxide breakdown voltage for good structure to pre-
clude destruction of good structures.
d. The measurement of the fundemental parameters of di-
electric MOS transistors at voltage and current levels
to which they will be exposed during functional de-
vice operation. The MOS transistor parameters that
should be measured include the gate threshold voltage
(VGST) the drain to source breakdown voltage (BVDss)
and the gate to substrate leakage current (IDS).
The values determined for the individual test structures
should all be within the limits prescribed by the process-
ing specification and the individual component values
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should be with the tolerances specified in by device
circuit design specification. The resistance values for
the aluminum stripe, contact cut and via structures must
be within the values determined to be adequate to insure
sufficient metalization cross section on the basis of
electromigration studies. Metalization thickness, and
width measurements and diffusion width measurements shall
be made at this time and must be within the tolerances
specified in the processing specification.
6.2.4 Wafer Rejection at Die Sort
Figure 6.2 shows the electrical die sort yield plotted
against the combined percentage of the Class "At' and
Class "B" failures incurred through the entire Phase 3
evaluation plan test sequence on a wafer by wafer basis.
The plot indicates that a low die sort yield results in a
high percentage of failure of the encapsulated devices
through the screening and the life testing portions of
the evaluation. A high die sort yield however, does not
insure a low failure rate of the encapsulated devices.
Based on this data however, any wafer that does not have
an electrical die sort yield of 40% for the functional de-
vices should be rejected for use in high reliability ap-
plication.
Excluding the test pattern chips located at the periphery
of the wafer, any wafer that exhibits greater than a 10%
failure rate for any given test pattern structure shall
be rejected.
Because device design is based upon a given tolerance of
the process determined parameters such as resistivities,
line widths, oxide thickness, and metalization thickness,
those wafers whose calculated mean values for the process
determined parameters (as determined by the evaluation of
the test pattern structures) do not meet the specified
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values for any given process shall be rejected. Peripheral
chips shall not be included in the calculation of mean
values.
The test pattern measurements made on test structures iden-
tical to structures used in the functional device shall be
evaluated under forcing functions similar to those devices
shall see in functional circuit operation. The mean values
for these parameters shall be determined and any wafer for
which the mean value does not meet the worst case design
equation values shall be rejected.
6.2.5 Removal of Rejected Wafers
Those wafers which do not meet the electrical die require-
ments shall be removed from the process flow.
6.2.6 Visual Die Sort
A visual die inspection shall be performed according to
the requirements of the visual inspection criteria of Ap-
pendix "A" may be performed at this point at the manufac-
ture's discretion. Regardless of whether this inspection
is performed, each device must be completely reinspected
according to the preseal visual criteria of Appendix "A"
subsequent to chip and wire bonding.
6.2.7 Removal of Visual Reject Dice
If the manufacturer chooses, dice that do not meet the re-
quirements of the preseal visual inspection criteria of
Appendix "A" can be removed from the process flow at this
point. The removal of dice which exhibit detects is only
for reasons of economics because all devices which fail
the preseal visual criteria will be removed at a later
point in the process flow.
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6.2.8 Assembly
A sufficient quantity of each type of test pattern dice
shall be assembled to insure that a minimum of six of
each type of test patterns are available for testing sub-
sequent to encapsulation. All of the available functional
chips must be assembled. The assembly of both the func-
tional and the test pattern chips must be performed simul-
taneously on the same equipment and according to the same
processing specification. The assembly of these devices
must be performed in such a manner that the identity of
the wafer from which the devices were obtained is retained
for subsequent identification during the evaluation of the
reliability of devices on a wafer by wafer basis. All
assembled test pattern chip and functional device chips
must be bonded according to the individual bonding re-
quirements for each chip design.
6.2.9 Preseal Visual Inspection
All devices are to be inspected according to the require-
ments of the preseal visual inspection specification con-
tained in Appendix "A". Those devices which do not meet
this criteria are to be removed from the processing flow.
The surviving devices must be serialized to retain wafer
identity and device type (i.e., test pattern or functional
vehicle) and all assemblies are to be sealed in accordance
with the specified sealing procedure for the family and
package type.
6.2.10 In Process Screens
The functional and the test pattern vehicles are to be
subjected to the following in-process screens:
a. Stabilization Bake, per MIL-STD-883, Test Method
1008, 24 hours (minimum).
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b. Thermal Shock per MIL-STD-883, Test Method 1011,
Test Condition C (minimum).
c. Mechanical Shock per MIL-STD-883, Test Method 2002,
Test Condition G (minimum) Y1 plane only.
d. Constant Acceleration per MIL-STD-883, Test Method
2001, 40,000 G (minimum).
e. Hermeticity, fine and gross, per MIL-STD-883, Test
Method 1014, Test Conditions A and C.
f. Radiographic, per MIL-STD-883, Method 2012.
6.2.11 Initial Electrical Test, Functional Devices
All functional devices shall be subjected to an input vol-
tage stress of sufficient magnitude and duration to insure
that subsequent failures will not occur because of in-
adequate input protection. If the device is of a con-
struction that gates of the internal nodes are not avail-
able at the external termination of the device, a high
stress functional stress shall be applied to cause the
failure of weak internal gates so these devices can be
removed during subsequent testing. Examples of input vol-
tage stress tests and stress functional tests for oxide
gate "p" enhancement mode MOS shift registers are con-
tained in the MOS Evaluation Plan. Upon completion of
the stress testing the devices shall be subjected to a
100% D.C. and functional test at -55°C, 25°C, and +125°C
according to the requirements of the individual device
specification. Any device which does not meet the re-
quirements of the specification shall be rejected.
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6,2,12 Electrical Evaluation, Bulk and Surface Effects Patterns.
As a minimum the test structures that shall be included
in the bulk and surface effects pattern and the evaluations
that should be performed on these test structures are shown
below:
TEST STRUCTURE
DESCRIPTION
MOS Capacitor
over field
Oxide
MOS Capacitor
over gate
Oxide
Large area
p-n junction
Diode
Field Oxide
MOS Transistor
Gate Oxide
MOS Transistor
Lateral
Bipolar Transistor
MEASUREMENT
Flat Band Voltage
a. After drifting mobile charge, under 0 Volt bias,
for 12 minutes at 300°C.
b. After drifting mobile charge, under -36 Volt
bias, for 12 minutes at 300°C.
Flat Band Voltage
a. After drifting mobile charge, under 0 Volt bias,
for 12 minutes at 300°C.
b. After drifting mobile charge, under -12 Volt
bias, for 12 minutes at 300°C.
a. Leakage current at -20 Volt.
b. Breakdown voltage at 10 ~A.
Inversion Voltage
a. After drifting mobile charge, under 0 Volt bias,
for 12 minutes at 300°C.
b. After drifting mobile charge, under -36 Volt
bias, for 12 minutes at 300°C.
Inversion Voltage
a. After drifting mobile charge, under 0 Volt bias,
for 12 minutes at 300°C.
b. After drifting mobile charge, under -12 Volt
bias, for 12 minutes at 300°C.
hFE at 5 VCE & 50 LAIC.
The detailed test procedures for these evaluations are
contained in Appendix "C" of the MOS Evaluation Plan.
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6.2.13 Initial Electrical Test, Metalization and Oxide Integrity
Test Structures
As a minimum the metalization and oxide test structures
that should be included in the test pattern are those that
were utilized during the evaluations performed under this
contract. The initial measurements performed on the metal-
ization and oxide integrity pattern shall consist of the
determination of the resistance of all metalization stripe
structures, and the determination of the leakage current
across all capacitor structures. The current levels ap-
plied to the metalization stripe structures will be suf-
ficiently high to accurately determine the initial re-
sistance, but low enough to insure that it will not cause
damage to the stripe. An approximate current level is
about 10 mA, but this may vary somewhat depending upon the
actual geometry of the stripe. The voltage applied to per-
form the capacitor leakage tests shall be greater than the
maximum voltage the oxide dielectric will experience during
circuit operation, but lower than the voltage that will
cause distructive shorting of oxide layers of reasonable
integrity. An approximation of the voltage level for
1500 thick gate oxide dielectric capacitors is 60 Volts,
but this value will vary as a function of the thickness
and material used for the capacitor dielectric.
6.2.14 Functional Device Burn-In
The decision concerning the most effective burn-in test
for any given functional device is generally quite dif-
ficult, and is partially determined by the end use of the
particular device type being evaluated. For MOS devices
the fact they are susceptable to inversion phenomenea
and that they do not generally draw sufficient current to
present electromigration problems leads the reliability
engineer to the serious consideration of high temperature
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reverse bias testing. During the Phase 1 evaluation of the
5R100 devices under this contract, three different life
test evaluations were performed on three different groups
of devices from the same processing lots. The evaluations
were:
a. High temperature reverse bias operation.
b. Temperature cycled clocked ring circuit operation.
c. High temperature clocked ring circuit operation.
The data reported in the Phase 1 Interium Scientific Report
showed that the high temperature, clocked ring circuit life
test was the most effective life test screen to which the
devices were exposed. Based on this information, the
Phase 3 340 hour burn-in and 2,000 hour life testing was
performed in a 125°C clocked ring circuit, with the devices
operating under the maximum rated VDD and clock voltages.
During the Phase 1 evaluation, the 168 hour clock ring cir-
cuit evaluation was performed at 125°C with the maximum
rated VDD and clock voltages applied to the devices under
test, but the voltages were reduced to the nominal in use
voltages during the 2,000 hour life test. The 340 hour
burn-in performed during the Phase 3 evaluation proved
quite effective for screening weak circuit elements, spec-
ifically the output buffer capacitor, from the devices
evaluated, and with the exception of the P2000 devices from
Lots B and C the remainder of the test vehicles from the
P2000 lot and the 5R100 lots 2 and 3 experienced few fail-
ures through the 2,000 hour life test. The failures ex-
perienced by the 5R100 lots 2 and 3 and the P2000 lot A de-
vice occurred principally prior to the 340 hour measure-
ment. The failures experienced by the P2000 Lot B and C
devices occurred throughout the life test, and the flat
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band voltages determined from the test structures of MOSPA
indicated difficulties with the devices from these lots.
Based on this data, the recommended burn-in for MOS devices
should be performed in a functional circuit similar to the
circuit the devices will be subjected to in subsystem usage.
The functional circuit offers an advantage over a back bias
circuit in that the functional circuit can be designed to
exercise most of the individual components of the integrated
circuit chip where as it is usually not possible to design
a back bias circuit to evaluate more than half of the in-
dividual devices on a chip. The burn-in should also be
performed at the maximum rated voltages of the device, and
where power dissipation is a function of operating fre-
quency the highest operating frequency should be applied.
The question as to whether the circuit should be operated
at 125°C or should be temperature cycled from -550C to
+125°C during the burn-in is a function of the current
densities in the metalization patterns and the type of
metalization systems used. If current densities are high
of the order of 1 X 105 Amp/cm, and/or if multilayered
metalization systems are used temperature cycled operation
is more likely to detect dielectric oxide layer, via, and
metalization defects. If the device uses a monolayer metal-
ization system, and if current densities are relatively
low, high temperature (125°C) operation is more likely to
screen difficulties associated with current leakage. The
duration of the burn-in should be a minimum of 340 hours
and for the majority of MOS devices currently available,
the devices should be operated at 125°C with the maximum
rated voltages applied. The possibility of reliability
risks because of inversion phenomenea can be evaluated
with the use of the surface effect test structures.
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6.2.15 Post Burn-In Electrical Test Functional Devices
The post burn-in electrical measurements of the functional
MOS devices shall consist of complete D.C. and functional
testing per the individual device specification at -55°C,
25°C and +125°C. Transient measurements shall also be
performed ona sampling basis. An LTPD of 10 with an ac-
ceptance number of 1 is to be applied to the transient mea-
surements. If the devices from a wafer fail the initial
transient measurements, tightened inspection (LTPD = 7,
acceptance number = 2) must be applied. Failure to the
tightened inspection level will be cause for rejection of
the devices from the wafer. The devices subjected to
transient measurements are to be only those devices which
meet the D.C. and functional test criteria described in
the following paragraph.
Any device which fails to meet the specified D.C. and/or
functional requirements shall be cause for rejection of
the individual device. Devices which fail to meet the
delta limit criteria outlined below shall also be rejected.
The delta limits to be applied are:
a. Measured Voltages t10%
b. Measured Currents t10%
c. Leakage Currents -20 nA or -20% of the maximum spec-
ification limit, whichever is greater.
If more than 10% of the devices from a given wafer fail
the post burn-in electrical criteria for absolute and/or
delta limits combined, all devices from the wafer shall be
rejected.
6.2.16 High Current Stress Testing
The metalization stripe structures of the test patterns
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shall be subjected to high current density testing accord-
ing to the discussion presented in Subsection 4.3.16.
Rejection of the functional devices from any wafer whose
metalization test pattern structures do not meet the mini-
mum reliability requirements of the functional device will
be required.
6.2.17 Thermal Stress Evaluation
The metalization and oxide integrity test patterns shall
be subjected to the same thermal stress sequence as shown
in Subsection 4.3.17. A minimum of 10 test patterns
from each wafer will be subjected to this evaluation. The
failure criteria shall be the same for the MOS test pat-
terns as for the bipolar test patterns except that capaci-
tor structures fabricated over gate oxide shall be required
to withstand the application of a 60 volt potential differ-
ence rather than the 200 volt potential difference required
for capacitor structures fabricated over field oxide re-
gions. The functional devices from the wafer from which
the test patterns were obtained will be rejected if more
than 10% of the test structures fail to meet the thermal
stress requirements.
6.2.18 Analysis of Failures
The functional and test pattern failures incurred during
the screening evaluation shall be analized as indicated in
Subsection 4.3.18.
6.2.19 Data Analysis and Acceptance Disposition
The data analysis and the acceptance disposition of all de-
vices shall be performed as indicated in Subsection
4.3.19.
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SECTION VII
CONCLUSIONS
7.1 GENERAL
Based on the data derived during the course of this contract, it has been
demonstrated that the screening methods developed represent an improvement
over previous high reliability screening techniques. Part of the success of
the screening method is attributed to the utilization of test pattern struc-
tures which provided a means for the establishment of rejection criteria
which would not have been possible if the criteria had been based entirely
on functional integrated circuit device performance. Utilization of test
pattern rejection criteria also provides a means for effective screening of
very complex integrated circuits where normal high reliability screening
techniques become ineffective because the complexity of these devices pre-
clude a complete evaluation of the highly time dependent failure mechanisms
which could result in long term reliability risks. Test pattern structure
screening techniques also enable the standardization of screening methods
so that comparison of the reliability of different devices from the same
family or the comparison of the reliability of the same type of device fab-
ricated at any period of time can easily be performed based on the funda-
mental characteristics of the family. As previously discussed however, to
insure overall reliability, the test pattern screen techniques supplement,
but do not replace the normal electrical, visual, and thermal screening of
the functional devices themselves.
7.2 EFFECTIVENESS OF THE BILAYER BIPOLAR SCREENING PROCEDURE
A failure summary for the bilayer-bipolar DCQ devices by visual class and by
wafer was presented in Table 3.2. The DCQ devices were assembled into the
three test groups (Class "A", Class "B", and Class "R") according to the
standard industry practice of initially assigning devices to different re-
liability categories based on the results of the preseal visual inspection.
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The highest reliability category was Class "A", the lowest was Class "R".
During the initial assignment to reliability categories the test pattern
data taken during the wafer mapping step was not applied because data from
the encapsulated test patterns was not yet available and it was necessary to
insure that the wafer mapping test pattern data correlated with the post
seal test pattern data prior to the application of this data to the function-
al devices. Subsequent testing showed that the correlation did exist, and
evaluation of the test pattern data showed that only the devices from wafers
A, B, and C should have been placed in a high reliability category. A fail-
ure summary of the data obtained from the devices from these wafers is shown
in Table 7.1, and this data indicates that the effectiveness of the screen-
ing procedure was excellent, provided test pattern data is evaluated and ap-
plied on an individual wafer basis prior to the assignment of devices to a
high reliability category. Two failures were incurred during the high stress
2,000 hour life test. Analysis of the devices showed that the Class "A"
failure that occurred at the post 1,000 hour life measurement was the result
of a top to bottom layer metalization short but the device contained visual
defects that should have precluded its placement into this category. The
Class "B" failure that occurred at the post 2,000 hour life measurement fail-
ed because leakage current had increased to the point where it exceeded the
device specification, although it was still a good functional device. No
mechanism for the cause of the increase in leakage was observed.
7.2.1 Areas Where Bilayer-Bipolar Screening Procedure Improves Previous
Approaches
The most obvious improvement to previous screening approaches is
that the application of test pattern data to devices from a given
production run, on a wafer by wafer basis, permits the assessement
of the fundamental mechanisms that can result in functional device
failure that would not be possible if the screening procedure util-
ized only functional device data. Increased device complexity
smaller individual component geometries and higher packing densities
together with multilayered metalization systems will eventually make
traditional screening procedures ineffective because preseal visual
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inspection will require magnifications too difficult to use on a
100% in-process basis, and lower layer visual defects will be obscur-
red by upper layer metalization layers. Although thermal, mechanical
screens can still be applied complete electrical testing must be per-
formed to insure that the failures induced by these screens are re-
moved, and this testing will be expensive and time consuming to im-
plement. The approach to high reliability must be to insure that
the process is reliable and under control and the means to this end
is through the use of test structures included on each wafer to moni-
tor the fundemental processing parameters.
The utilization of test patterns on this program demonstrated that:
a. Reliability is a wafer to wafer rather than a lot to lot vari-
able and must be controlled on an individual wafer basis.
b. The utilization of the data from the test patterns resulted in
the reassignment of wafers classified as high reliability mater-
ial by previous screening techniques into a high risk category
and the data derived through the screening procedure justified
this characterization.
The correlation of bipolar test pattern die sort measurements with
the measurements subsequently made on encapsulated test patterns
justifies wafer reliability classification at wafer mapping. This
permits immediate feed back of information to the in-process control
points and should result in a better controlled process. Additional-
ly wafer characterization at die sort will result in economic bene-
fits through the rejection of high risk wafers and thereby saving,
scribing, assembly, in-process screening and electrical testing costs.
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7.2.2 Effectiveness of the Bilayer Bipolar Test Patterns
The bilayer-bipolar test patterns utilized during the course of this
contract were quite effective in determining processing defects that
were ultimately responsible for unreliable operation of the DCQ de-
vices from some of the wafers from which the test vehicles were ob-
tained. Of particular significance are:
a. The bulk parameters measured on the transistor and resistor
structures of BBTP2 showed that some of the DCQ wafers contained
individual components which exhibited a considerable deviation
from the nominal DCQ design values, and the solution of the DCQ
design equations utilizing the bulk parameter values obtained
from the BBTP1 devices indicated that the DCQ devices from cer-
tain wafers would have difficulty in meeting the D.C. specifica-
tion. More importantly, the prediction of high reliability
risk wafers based on the solution of the design equations ex-
hibited a high degree of correlation with the percent of fail-
ures incurred by the DCQ devices during the evaluation.
b. The measurement of metalization and oxide thicknesses utilizing
the special thickness evaluation structures of BBTP1 predicted
possible oxide shorting problems that occurred on DCQ devices
during the Phase 3 test sequence.
c. The evaluation of oxide integrity with the use of the MOS Capaci-
tor structures predicted possible shorting problems on a wafer
which had a bottom layer metalization to insulating dielectric
ratio greater than unity. Shorting problems would not normally
be anticipated based on the measured oxide and metalization
thickness, and the greater than unity metal to oxide ratio. The
devices from this wafer performed poorly during the Phase 3 eval-
uation.
Not all of the individual test structures indicated reliability prob-
lems, but in the cases where no problems were indicated by the test
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patterns, none occurred with the functional devices during the course
of the evaluation. An example of this type of correlation is that
no DCQ electromigration problems were anticipated based on the BBTP1
test data, and none occurred. The fact that certain structures did
not indicate problems and that none occurred in the DCQ devices is
positive correlations, and that no problems were revealed does not
negate the utility of the structures. Had the problem existed, the
structure would have detected it.
7.2.3 Areas In Which The Bilayer-Bipolar Screening Procedure Is Deficient
Weaknesses in the bilayer-bipolar screening procedure are:
a. The evaluations performed as part of this contract were suffi-
cient to demonstrate the feasibility of the test pattern approach
to high reliability screening, but because of the limited scope
of the contract there was not sufficient data generated to insure
that the approach is effective for all bipolar families or for
all metalization and dielectric layer processing techniques.
b. Individual wafer characterization presents handling and identi-
fication difficulties to manufacturers accustomed to accumulat-
ing many wafers into a large assembly lot, and wafer identifi-
cation subsequent to scribing and prior to serialization after
assembly is particulary difficult to control.
c. To be effective the preseal visual inspection criteria must be
stringent, but this results in the specification of criteria
that becomes subjective. Unfortunately there is no alternative
at this time.
7.2.4 Further Investigation of Bipolar Screening Procedures
The data taken during this program demonstrated the feasibility of
the screening approach, however, additional investigations should be
performed with a larger variety of device families and processing
techniques to increase confidence in the data and to insure the ap-
proach is generally applicable.
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7.3 EFFECTIVENESS OF THE MOS SCREENING PROCEDURE
In general, the MOS screening procedure was effective in removing devices
which were high reliability risks, and although the test pattern measure-
ments were helpful in determining high risk MOS wafers, the test pattern
data did not show the same degree of correlation with functional device
failures as was observed for the bipolar vehicles. The 340 hour, 125°C,
maximum rated voltage burn-in screen was effective in removing a considerable
quantity of high reliability risk devices, but in spite of this screen fail-
ures were still incurred at a relatively high rate during the first 340
hours of life test. The solution to this difficulty is of course to extend
the duration of the burn-in (see Figures 5.4 and 5.5) to insure that the high
risk devices are removed during the burn-in phase. Correlations were observed
between the flat band voltage (VFB1AN ) and the inversion voltage (V6AN)
measured on test pattern structures and the failure of devices through the
screening sequence. Some correlation was observed between the MCF measure-
ments made on the MOS functional vehicles and the failure of these devices
during the life test. This correlation indicated that very high MCF values
were indicators of impending functional device failure, but devices with low
MCF values also suffered subsequent failure.
7.3.1 Areas Where MOS Screening Approach Improves Previous Approaches
The same comments as advanced for the utilization of the bipolar test
pattern approach to screening can be applied to the MOS test pattern
approach. However, because MOS devices are surface sensitive, it was
found during the Phase 1 evaluation that the surface sensitive test
structures exhibited changes between the wafer measurement and the
encapsulated device measurements and because of this phenomena and th
the fact that high temperature drift measurements are difficult to
perform with probing techniques the evaluation of these parameters
should not be performed until the test patterns are encapsulated.
7.3.2 Effectiveness of the MOS Test Patterns
The MOS test patterns utilized during the course of this program
were effective in determining those wafers which exhibited reliability
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problems during the Phase 3 testing sequence because of high charge
densities which resulted in the failure of the MOS functional test
vehicles. These difficulties were predicted on a wafer by wafer
basis by the flat band voltage determinations made on the capacitor
structures of MOSPB and by the threshold voltage measurements made
on the MOS transistor structures of MOSPA. The metalization and
oxide integrity measurements, and the oxide and metalization thick-
ness measurements made on the structures of MOSPB did not predict
difficulties and none occurred with the MOS functional devices.
This is a positive correlation, and as was stated in Section 7.2.2,
that certain structures did not predict problems does not negate
the utility of the structure for those situations where the defect
to which the structure is sensitive occurs in the functional device.
7.3.3 Deficiencies in the MOS Screening Procedure
The same deficiencies as indicated for the bipolar screening proce-
dure exist for the MOS screening procedure. In addition, the fact
that the surface sensitive test pattern evaluations must be post-
poned until after encapsulation impedes the rapid characterization
of individual wafers that was possible with bipolar devices. The
results in additional storage problems for MOS manufacturers.
7.3.4 Further Evaluation of MOS Screening Procedures
Additional evaluation of the MOS screening procedures should be per-
formed in increase confidence in the valicity of the approach and to
insure it is generally applicable to all types of MOS devices.
7.4 OTHER OBSERVATIONS
The date collected on the 5R100, P2000, and DCQ vehicles indicated that those
wafers with the highest electrical die sort yields were also the wafers which
performed most reliabily through the evaluation test sequence. There has
been considerable controversy concerning whether the good devices from a low
yield wafer are as reliable as the good devices from a high yield wafer.
Based on this data presented in the previous portions of this report, rejec-
tion criteria were assigned to reject wafers with low die sort yields.
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APPENDIX "A"
PRESEAL VISUAL ACCEPTANCE CRITERIA
The material contained in this appendix defines the preseal visual inspection cri-
teria to be applied to MOS and Bipolar Semiconductor devices with mono or milti
metalization layers, and ultrasonically bonded aluminum internal lead wires. If
the devices are assembled with other than ultrasonically bonded aluminum internal
lead wires, the bonding should be inspected according to the requirements of MIL-
STD-883, Method 2010.1 Internal Visual (Precap). Two reliability categories are
included in this specification. They are:
a. Class "A" - The ultra high reliability category to be applied to the inspec-
tion of semiconductor devices intended for use in aerospace systems where re
liability is imperative and maintenance is not feasible.
b. Class "B" - The reliability category to be applied to the inspection of semi-
conductor devices intended for use in ground systems where reliability is not
the prime consideration and maintenance can be economically performed.
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CLASS "A" DEVICE
VISUAL INSPECTION CRITERIA
ACCEPTANCE CRITERIA FOR CLASS "A" DEVICE CHIPS SUBSEQUENT TO CHIP & WIRE BONDING.
Al.O DIE DEFECTS - (80X minimum magnification, binocular
dark field illumination).
microscope, bright or
Al.l Scribing:
Al.l.l Reject any die that shows evidence of
active or metalized area of the die.
scribe marks across an
* Al.l.2 Reject any die containing chip outs or misaligned scribe lines
that reduce the width of oxide between any metalization pat-
tern, or diffusion, and the scribed edge of the chip to less
than ½ mil. This criteria does not apply where silicon diox-
ide is omitted by design. See Figure Al.
* Al.l.3 Reject any die which, because of imperfect die separation, has
attached outside of the scribe line more than 10% of the adja-
cent die.
Al.l.4 Reject any die with a crack that exceeds 1 mil in length and
occurs in the active area and/or points toward an active area,
metalization, or bond. Reject any die with a crack greater
than 1 mil in length that comes closer than ½ mil to any diffu-
sion, regardless of the direction of the crack. See Figure A1.
A1.2 Bonding Pads:
A1.2.1 Reject any die which contains a bonding pad of insufficient
size to contain all of the bond contact area. An insufficient
bonding pad can be caused by:
a. Passivating oxide or photoresist material resulting in full
or partial covering of the bonding pad.
* Indicates reduced criteria exists for Class "B" devices. See appropriate
B.X.X.X. subsection.
~~A1 ,~-~~~~~~~I
Al
REJECT - LESS THAN
MIL OF OXIDE BETWEEN
METAL & SCRIBED EDGE OF
CHIP REECT -, RACK GREATER 'THAN
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REJECT - CRACK
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POINTS TOWARD ACTIVE AREA.
FIGURE Al - CRACK AND CHIP OUT REJECT CRITERIA
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b. Poor metal delineation resulting in missing bonding pad
material.
c. Metalization scratches, that expose SiO2 , completely
across bonding pad, thus reducing portion of pad attached
to interconnect to insufficient size.
*A1.3 Foreign Material:
Reject any die which contains metallic or conductive foreign material
under the passivating or insulating dielectric oxide layer if the
material is located near metalized areas and the particle is greater
than one half (1/2) of the designed space between the metalization
patterns. Any visible particle will be considered conductive.
A1.4 Processing Material:
A1.4.1 Reject any die that exhibits an ink dot indicative of failure
to the die sort electrical test.
A1.4.2 Reject any die that exhibits residual photo resist or other
processing materials.
A1.4.3 Reject any die that exhibits evidence of corrosion or dis-
coloration of the metalization pattern.
*A2.0 METALIZATION DEFECTS - (150X minimum magnification, binocular microscope,
bright field illumination normal to chip surface).
A2.1 Scratches and Voids: (See Figures A2 and A3)
Reject any die which exhibits:
a. A scratch, void, or smear in the interconnecting metalization
which reduces the width of the undisturbed metal to less than one-
half (½) of the minimum designed width, provided the scratch ex-
poses the underlying material at any point along its length.
(Figure A2)
b. A scratch, void or smear in the interconnecting metalization over
a contact cut, or a via, if the defect isolates more than one-half
(½) of the designed contact from the interconnecting metalization.
(Figure A2)
* Indicates reduced criteria exists for Class "B" devices. See appropriate
B.X.X.X subsection.
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* c. A scratch, void, or smear in the interconnecting metalization at
any thermal or insulating dielectric oxide step which reduces the
width of the undistrubed metal at the step to less than 3/4 of the
minimum design width. (Figure A2)
d. A scratch, void, or smear in the gate metal which results in in-
complete metal coverage of the age oxide. (MOS Structures only -
Figure A3)
* A2.2 Bridged Metalization: (Figure A2)
Reject any die which exhibits bridged metalization defects to the ex-
tent that the distance between any two metalization stripes of the
same metalization plane is reduced to less than one-half (½) of the
designated separation width. The bridging may be caused by smears or
defective metal delineation.
A3.0 ALIGNMENT - (80X minimum magnification, binocular microscope, bright field
illumination normal to chip surface).
* A3.1 Gate Metal:
Reject any die which exhibits a misalignment of the gate metal such
that the gate metal does not overlap the edge of the source and drain
diffusions along the length of the channel, or is not, at least, coin-
cident with the edge of the gate oxide along the width of the channel.
Inspect two gates on diagonally opposite corners of each chip. (MOS
Structures only - Figure A3)
* A3.2 Contact Cut:
Reject any die which exhibits a misalignment of contact cuts such that
the minimum spacing between the cut and edge of the diffusion to which
contact is made is less than 0.1 mils. Inspect two contact cuts on
diagonally opposite corners of each chip. (Figure A3)
* A3.3 Gate Oxide:
Reject any die in which the gate oxide does not overlap the edges of
the source and drain diffusions. Examine two gates on diagonally op-
posite corners of each chip. (MOS Structures only - Figure A3)
A4.0 OXIDE DEFECTS AND DIFFUSION FAULTS - (80X minimum magnification, binocular
microscope, bright field illumination normal to surface of chip).
* Indicates reduced criteria exists for Class "B" devices. See appropriate
B.X.X.X. subsection.
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REJECT-VOID EXPOSES GATE OXIDE AND PREVENTS
BIAS OF GATE TO EDGE OF "p" REGION
\ - REJECT-SCRATCH IN GATE METAL OVER OXIDE
REJECT-VOID EXPOSES GATE OXIDE
REJECT-SCRATCH IN GATE METAL OVER GATE OXIDE
WHICH PREVENTS BIAS OF GATE TO EDGE OF "p" REGION
REJECT-GATE OXIDE DOES NOT OVERLAP
EDGE OF "p" REGION
REJECT-GATE METAL DOES NOT OVERLAP
EDGE OF "p" REGION
ACCEPT-GATE METAL OVERLAPS EDGE OF "p"
REGION' AND GATE OXIDE ALSO OVERLAPS EDGE
Of "p" CEGION.
ACCEPT-GATE METAL IS COINCIDENT WITH
\ EDGE OF GATE OXIDE AND "p" REGION
V////A
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THAN 0.1 mils
Zf 'a I
rW j S
DIFFUSED AREAS
GATE OXIDE
METALIZATION
FIGURE A3 - GATE METAL DEFECT REJECTION CRITERIA
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A4.1 Oxide Defects:
Reject any device in which a thermal or a deposited oxide defect:
a. Exceeds 40 square mils (approximately the size of two bonding
pads.),
b. Exceeds 15 mils in its longest dimension,
c. Occurs under a metalized area and appears to be a short to the
silicon chip or to underlying metalization. Newton fringes around
periphery of defect indicates defect has depth,
d. Occurs under a metalized area between two i"p" regions and appears
capable of acting as a parasitic MOS transistor,
e. Connects a metal stripe to a diffused area not already connected
to the stripe,
f. Connects two metal stripes,
g. Results from variations in the underlying crystalline structure
and occurs across diffusion junctions, or occurs under or partial-
ly under metalization patterns.
A40 2 Spurious Diffusion Defects:
Reject any die in which a diffusion defect:
a. Shorts any two diffused areas,
b. Causes any diffusion to appear to be discontinuous,
* c. Reduces the separation between any two diffusions to less than 0.2
mils, or to less than the minimum design spacing, when the diffu-
sions are adjacent to or under any metal stripes except ground
stripes.
* d. Reduces the diffusion width to less than one-half (½) the design
width.
A5.0 CONTACT AND VIA CUTS - (80X minimum magnification, binocular microscope,
bright field illumination normal to surface of chip).
* Indicates reduced criteria exists for Class "B" devices. See appropriate
B.X.X.X. subsection.
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* A5.1 Reject any die that exhibits contact cuts in which the lengths of
edges of the cuts are less than 3/4 or more than 1- times the design
sizes. Contact cuts that are within the size limitation, but overlap
or are coincident with a diffusion boundary, shall be rejected. Con-
tact cuts whose edges are 0.1 mils inside of a diffusion boundary are
acceptable. Via cuts that are within the size limitation but overlap
the edge of the bottom layer metal shall be rejected. Regardless of
the above minimum edge criteria, reject any device that contains con-
tact cuts whose edges are less than 0.22 mils.
Reject - Contact cut coincident
/ with edge of diffusion boundary.
or edge of bottomDeaiffus ion Budr
oX r medge lfzbttom Reject - Contact cut edge length
laye metlizaion.greater than 1.25 times design
Accept - Contact cut within size
specification & completely with-
in confines of diffusion bound-
ary, and is not closer than 0.1
mils to boundary of diffused re-
gion at any point.
Reject - Contact Cut edge
length less than 0.75 times Reject - Contact cut overlaps diffu-
design size or less than sion boundary or edge of bottom
0.22 mils. layer metalization.
* Indicates reduced criteria exists for Class "B"t devices.
B.X.X.X. subsection.
See appropriate
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PRESEAL VISUAL WIRE & CHIP BONDING INSPECTION CRITERIA FOR CLASS "A" DEVICES
A6.0 CHIP BONDS - (30X minimum magnification, binocular microscope, oblique illu-
mination).
* A6.1 Reject any device in which the die is rotated by more than t15°C from
the designed orientation and/or is misplaced by more than one-half (½)
its smallest dimension (width) from its design location.
* A6.2 Reject any device in which the resolidified eutetic is not visible
along all four sides of the die.
* A6.3 Reject any device in which the resolidified eutetic fillet is higher
than one-half (½) of the die thickness.
A6.4 Reject any device in which the resolidified eutetic shows evidence of
cracking, chipping, aggolmerating or flaking.
A7.0 BONDING WIRES - (30X minimum magnification, binocular microscope, bright
field illumination normal to surface of die).
A7.1 Bond Location:
A7.1.1 Reject any device in which the compressed portion of any wire
bond is:
a. Less than 75% within the confines of the chip bonding pad.
b. Less than 100% within the confines of the flat on the
package bonding area.
A7.1.2 Reject any device in which the compressed portion of any chip
wire bond is not separated from the edge of the chip by 0.5
mils of oxide, unless there is no oxide by design.
A7.1.3 Reject any device in which the compressed portion or the tail
of any wire bond is closer than 1 mil to an adjacent bond, or
to a metalization pattern other than that to which it is bond-
ed.
* Indicate reduced criteria exists for Class "B" devices. See appropriate
B.X.X.X. subsection.
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A7.1.4 Reject any device in which any bond is placed such that the
wire leading from any bond crosses a wire from any other bond.
* A7.1.5 Reject any device in which any bond is located such that the
wire exit angle (measured from the logitudinal 4 of the wire
to the logitudinal t of the compressed portion of the bond)
is greater than 15°.
EXIT ANGLE
Reject - less than ½ -
of designed interconnect
metalization visible
(See A7.1.7)
<d/2
A7.1.6 Reject any device in which the bonds are so placed that the
wire from any bond is closer than 2.0 mils to the wire from
any other bond at any point along their length except for the
first 10 mils of length adjacent to the chip bond.
A7.1.7 Reject any device in which the bond is so placed that the metal
width visible between the bond and the aluminum interconnect
from the bonding pad is less than 50% of the narrowest design
width of the interconnect.
A7.1.8 Reject any device in which the bonding pad shows evidence of
smearing from sliding of the bond across the pad during place-
ment.
A7.1.9 Reject any device containing a rebond over a preciously bonded
area, or over a previous bond.
A7.2 Bond Size:
Reject any device containing any bond which does not meet the follow-
ing size criteria:
a. Chip bonds:
1. Bond compression length 3 to 5 mils.
* Indicates reduced criteria exists for Class "B" devices. See appropriate
B.X.X.X. subsection.
A. 1 
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* 2. Bond compression width 1.3 to 2.4 mils, and the compressed
width does not vary between the heel and toe by more than one-
half (½) the wire diameter.
b. Package bonds:
1. Bond compression length 3 to 5 mils.
2. Bond compression width 1.5 to 2.5 mils and the compressed
width between the heel to toe does not vary by more than one-
half (½) the wire diameter.
c. Chip and package bonds:
1. Bond tails shall not exceed two (2) wire diameters in length.
A7.3 Rebonds:
Reject any device which exhibits evidence of any rebonds on the chip
bonding pad or on any package bonding pad.
A7.4 Wire Condition:
A7.4.1 Reject any device in which any bonding wire shows:
a. Nicks, cuts, crimps, neck down, or scoring of the wire
which reduces the wire diameter by 25%.
b. The horizontal displacement of a wire run shall not exceed
3 wire diameters from the imaginary straight line between
its terminal points (pad and post bond).
c. Excessive loop or sag in any bonding wire such that it
could short to another wire, another package post to the
die, or to any portion of the package.
A7.4.2 Reject any device in which there are any missing, broken, or
incorrectly connected wires.
A8.0 PACKAGE CONDITION - (30X minimum magnification, binocular microscope,
oblique illumination).
A8.1 Reject any device whose package exhibits:
a. Foreign material imbedded or attached in the package that would af-
fect package quality or insulation resistance. Foreign material
firmly attached to the package whose major dimension is less than
2 mils are acceptable, provided they do not interfer with the seal.
Particles will be considered firmly attached if they cannot be re-
moved with a nitrogen blow at a pressure of 20 psig.
* Indicates reduced criteria exists for Class "B" devices. See appropriate
B.X.X.X. subsection.
All
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b. Evidence of corrosion in any area of the package.
c. Evidence of flaking or abnormal coloration of the plating utilized
on the header or package leads.
A9.0 FINAL CHIP INSPECTION - (80X minimum magnification, binocular microscope,
bright field illumination normal to the die surface).
A9.1 Reject any device whose die exhibits:
a. Unattached particles, silicon chips, or other foreign materials
on the surface of the die. "Unattached" is defined as those par-
ticles which can be removed by blowing by a jet of nitrogen under
a pressure of not more than 20 psig. Particles may be removed by
this procedure to avoid rejection. Foreign material shall not be
removed with tweezers or other mechanical instruments.
b. Attached foreign material, silicon chips, or groups of particles
on the die surface which bridge more than half the space between
two exposed metalization patterns, or which bridge more than half
the space between exposed metalization and the boundary of the
passivating oxide at the edge of the die. Unattached particles
may be removed as indicated in "a" above.
co Foreign material, silicon chips, or groups of particles under the
passivating top oxide of a die which bridge more than half the
space between two metalization patterns, or which bridge more than
half the space between metalization pattern and the boundary of
the passivating oxide at the edge of the die.
d. Evidence of corrosion at any area on the die.
A12
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CLASS "B" DEVICE
VISUAL INSPECTION CRITERIA
ACCEPTANCE CRITERIA FOR CLASS "B" DEVICE CHIPS SUBSEQUENT
B1.O DIE DEFECTS - (80X minimum magnification, binocular
dark field illumination).
Bl.l Scribing:
Bl.1.l Reject any die that shows evidence of
active or metalized area of the die.
TO CHIP & WIRE BONDING.
microscope, bright or
scribe marks across an
* Bl.1.2 Reject any die containing chip outs or misaligned scribe lines
such that oxide is not visible between any metalization pat-
tern, or diffusion and the scribed edge of the chip. This
criteria does not apply where silicon dioxide is omitted by
design. See Figure B1.
* B1.1.3 Reject any die which, because of imperfect die separation, has
attached outside of the scribe line more than 25% of the adja-
cent die.
B1.1.4 Reject any die with a crack that exceeds 1 mil in length and
occurs in the active area and/or points toward an active area,
metalization, or bond. Reject any die with a crack greater
than 1 mil in length, that comes closer than ½ mil to any dif-
fusion, regardless of the direction of the crack. See Fig-
ure B1.
B1.2 Bonding Pads:
B1.2.1 Reject any die which contains a conding pad of insufficient
size to contain all of the bond contact area. An insufficient
bonding pad can be caused by:
a. Passivating oxide or photo resist material resulting in
full or partial covering of the bonding pad.
* Indicates the Class "B" criteria are reduced from the criteria specified
for Class "A" devices.
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FIGURE B1 - CRACK AND CHIP OUT REJECT CRITERIA
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b. Poor metal delineation resulting in missing bonding pad mete-
rial.
c. Metalization scratches completely across bonding pad, thus
reducint portion of pad attached to interconnect to insuf-
ficient size.
*B1.3 Foreign Material:
Reject any die which contains metallic or conductive foreign material
under the passivating or insulating dielectric oxide layer if the ma-
terial bridges the space between the metalization patterns. Any vis-
ible particle will be considered conductive.
B1.4 Processing Materials:
B1.4.1 Reject any die that exhibits an ink dot indicative of failure
to the die sort electrical test.
B1.4.2 Reject any die that exhibits residual photoresist or other
processing materials.
B1.4.3 Reject any die that exhibits evidence of corrosion or dis-
coloration of the metalization pattern.
*B2.0 METALIZATION DEFECT - (80 - lOOX minimum magnification, binocular micro-
scope, bright field illumination normal to chip surface).
B2.1 Scratches and Voids: (See Figure B2 and Figure B3)
Reject any die which exhibits:
* a. A scratch, void, or smear in the interconnecting metalization
which reduces the width of the undisturbed metal by three-quarters
(3/4) of the minimum designed width, provided the scratch exposes
the underlying material along its length. (Figure B2)
b. A scratch, void, or smear in the interconnecting metalization over
a contact cut or a via, if the defect isolates more than one-half
(½) of the designed contact from the interconnecting metalization.
(See Figure B2)
* c. A scratch, void, or smear in the interconnecting metalization at
any thermal or insulating dielectric oxide step which reduces the
width of the undisturbed metal at the step by three-quarters (3/4)
of the minimum design width, provided the scratch exposes silicon
dioxide along its length. (See Figure B2)
* Indicates the Class "B" criteria are reduced from the criteria specified
for Class "A" devices.
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*d. A scratch, void, or smear in the gate metal which results in in-
complete metal coverage of the gate oxide. (MOS Structures only -
Figure B3)
*B2.2 Bridged Metalization:
Reject any die which exhibits bridged metalization defects to the ex-
tent that oxide is not visible between any two metalization stripes of
the same metalization plane. The bridging may be caused by smears or
defective metal delineation. (Figure B2)
B3.0 ALIGNMENT - (80X minimum magnification, binocular microscope, bright field
illumination normal to chip surface).
*B3.1 Gate Metal:
Reject any die which exhibits a misalignment of the gate metal such
that the gate metal does not overlap the edge of the source and drain
diffusion. Inspect two gates on diagonally opposite corners of each
chip. CMOS Structures only - Figure B3)
*B3.2 Contact Cut:
Reject any die which exhibits a misalignment of contact cuts such that
the edge of the cut and the edge of the diffusion are coincident. In-
spect two contact cuts on diagonally opposite corners of each chip.
* B3.3 Gate Oxide:
No Class "B" criteria. (MOS Structures only)
B4.0 OXIDE DEFECTS AND DIFFUSION FAULTS - (80X minimum magnification, binocular
microscope, bright field illumination normal to surface of chip).
B4.1 Oxide Defects:
Reject any device in which a thermal or a vapor deposited oxide de-
fect:
a. Exceeds 40 square mils (approximately the size of two bonding
pads).
b. Exceeds 15 mils in its longest dimension.
* Indicates the Class "B" criteria are reduced from the criteria specified
for Class "A" devices.
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c. Occurs under a metalized area and appears to be a short to the
silicon chip or to underlying metalization. Newton fringes
around periphery of defect indicates defect has depth.
d. Occurs under a metalized area between two "p" regions and appears
capable of acting as a parasitic MOS Transistor.
e. Connects a metal stripe to a diffused area not already connected
to the stripe.
f. Connects two metal stripes.
g. Results from variations in the underlying crystalline structure
and occurs across diffusion junction, or occurs under or partially
under metalization patterns.
B4.2 Spurious Diffusion Defects:
Reject any die in which a diffusion defect:
a. Shorts any two diffused areas.
b. Causes any diffusion to appear to be discontinuous.
* c. No Class "B" criteria.
* d. No Class "B" criteria.
B5.0 CONTACT AND VIA CUTS - (90X minimum magnification, binocular microscope,
bright field illumination normal to surface of chip).
* B5.1 Reject any die that exhibits contact cuts in which the lengths of the
edges of the cut are less than one-half (½) times the design sizes,
or are 1.25 times larger than the design size. Contact cuts that are
within the size limitations but overlap a diffusion boundary shall be
rejected; accept overetched cuts that are coincident with a diffusion
boundary. Reject any die that exhibits via cuts that overlap the
edge of the bottom layer metal to which contact is to be made.
* Indicates the Class "B" criteria are reduced from the criteria specified
for Class "A" devices.
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B6.O CHIP BONDS - (30X minimum magnification, binocular microscope, oblique illu-
mination).
* B6.1 No Class "B"t criteria.
B6.2 Reject any device in which the resolidified eutetic is not visible
along a major portion of three sides of the die and at least 25% of
the fourth side.
* B6.3 Reject any device in which the resolidified eutetic fillet is higher
than the die thickness.
B6.4 Reject any device in which the resolidified eutetic shows evidence of
cracking, chipping, agglomerating or flaking.
B7.O BONDING WIRES - (30X minimum magnification, binocular microscope, bright
field illumination normal to surface of die).
B7.1 Bond Location:
B7.1.1 Reject any device in which the compressed portion of any wire
bond is:
a. Less than 75% within the confines of the chip bonding pad.
b. Less than 100% within the confimes of the flat on the
package bonding area.
B7.1.2 Reject any device in which the compressed portion of any chip
wire bond is not separated from the edge of the chip by 0.5
mils of oxide, unless there is no oxide by design.
B7.1.3 Reject any device in which the compressed portion or the tail
of any wire bond is closer than 1 mil to an adjacent bond, or
to a metalization pattern other than that to which it is bonded.
B7.1.4 Reject any device in which any bond is placed such that the
wire leading from any bond crosses a wire from any other bond.
* Indicates the Class "B"t criteria are reduced from the criteria specified
for Class "A" devices.
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B7.1.5 Reject any device in which any bond is located such that the
wire exit angle (measured from the logitudinal 4 of the wire
to the logitudinal 4 of the compressed portion of the bond)
is greater than 250.
Reject less than k of
designed interconnect 
metalization visible d
(See B7.1.7) 
<d/4
B7.1.6 Reject any device in which the bonds are so placed that the
wire from any bond is closer than 2.0 mils to the wire from
any other bond at any point along their length except for the
first 10 mils of length adjacent to the chip bond.
* B7.1.7 Reject any device in which the bond is so placed that the metal
width visible between the bond and the aluminum interconnect
from the bonding pad is less than 25% of the narrowest design
width of the interconnect.
* B7.1.8 Reject any device in which the bonding pad shows evidence of
smearing from sliding of the bond across the pad during place-
ment, provided the smear exposes SiO2.
B7.1.9 Reject any device containing a rebond over a previously bonded
area, or over a previous bond.
B7.2 Bond Size:
Reject any device containing any bond which does not meet the follow-
ing size criteria:
a. Chip bond:
1. Bond compression length 3 to 5 mils.
2. Bond compression width 1.2 to 2.4 mils.
* Indicates the Class "B" criteria are reduced from the criteria specified
for Class "A" devices.
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b. Package bonds:
1. Bond compression length 3 to 5 mils.
2. Bond compression width 1.4 to 2.5 mils and the compressed
width does not vary by more than 0.25 mils along its entire
length.
c. Chip and Package Bonds:
1. Bond tails shall not exceed two wire diameters in length.
* B7.3 Rebonds:
Reject any device which exhibits evidence of more than one rebond on
the chip bonding pad and more than one rebond on any package bonding
pad.
B7.4 Wire Condition:
B7.4.1 Reject any device in which any bonding wire shows:
a. Nicks, cuts, crimps, neck down, or scoring of the wire
which reduces the wire diameter by 25%.
b. The horizontal replacement of a wire run shall not exceed
6 wire diameters from the imaginary straight line between
its terminal points (pad and post bond).
c. Excessive loop or sag in any bonding wire such that it
could short to another wire, another package post to the
die, or to any portion of the package.
B7.4.2 Reject any device in which there are any missing, broken, or
incorrectly connected wires.
B8.0 PACKAGE CONDITION - (30X minimum magnification, binocular microscope,
oblique illumination).
B8.1 Reject any device whose package exhibits:
a. Foreign material imbedded or attached in the package that would
affect package quality or insulation resistance. Foreign material
firmly attached to the package whose major dimension is less than
2 mils are acceptable, provided they do not interfere with the
seal. Particles will be considered firmly attached if they cannot
be removed with a nitrogen blow at a pressure of 20 psig.
* Indicates the Class "B" criteria are reduced from the criteria specified
for Class "A" devices.
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b. Evidence of corrosion in any area of the package.
c. Evidence of flaking or abnormal coloration of the plating utilized
on the header or package leads.
B9.0 FINAL CHIP INSPECTION - (80X minimum magnification, binocular microscope,
bright field illumination normal to the die surface).
B9.1 Reject any device whose die exhibits:
a. Unattached particles, silicon chips, or other foreign material on
the surface of the die. "Unattached" is defined as those parti-
cles which can be removed by blowing a jet of nitrogen under a
pressure of not more than 20 psig. Particles may be removed by
this procedure to avoid rejection. Foreign material shall not be
removed with tweezers or other mechanical instruments.
b. Attached foreign material, silicon chips, or groups of particles
on the die surface which bridge more than half the space between
two exposed metalization patterns, or which bridge more than half
the space between exposed metalization and the boundary of the
passivating oxide at the edge of the die. Unattached particles
may be removed as indicated in "a" above.
c. Foreign material, silicon chips, or groups of particles under the
passivating top oxide of a die which bridge more than half the
space between two metalization patterns, or which bridge more than
half the space between a metalization pattern and the boundary of
the passivating oxide at the edge of the die.
d. Evidence of corrosion at any area on the die.
A 2A
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APPENDIX "B"
WORST CASE DESIGN ANALYSIS OF THE DCQ BASIC
CELL AT -55 C BASED ON BBTP1 TEST DATA
Bl.0 INTRODUCTION
The data presented in this appendix consists of:
a. The temperature correction factors applied to the room temperature
BBTP1 parameter data.
b. The worst case equations for the basic DCQ cell parameters V
OL and ISC. OH
c. Examples of the calculations performed and a summary of the cal-
culated values on a wafer by wafer basis.
B2.0 TEMPERATURE CORRECTION FACTORS
The individual structures of a diffused silicon integrated circuit all
exhibit temperature coefficients which are function of the impurity density
used for their fabrication. Resistors exhibit a positive temperature coef-
ficient. Transistors exhibit a positive temperature coefficient for current
gain and saturations voltage, and a negative temperature coefficient for
forward biased diode. Diodes like transistors show a negative temperature
coefficient for the forward voltage parameter.
B2.1 Temperature Coefficient of Resistance
Figure B1 shows a family of curves for the temperature coefficients of
silicon diffused resistors. The mean sheet resistance for each of the
wafers was shown in figure 3.2.10. The temperature coefficient for
the resistors from each of the wafers was determined by fitting this
value to the curves of figure B1 and extrapolating the curve to -55 C.
The typical coefficient for all of the wafers was approximately 1700
parts per million per C. The values obtained are shown by wafer in
table B1.
BI
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R R RWAFER K25 R6 K5K K K
RL hFEM hFEo V B VB VCSAT)
.---- ---- VOwS VOS VO S
25.0 6.0 5.0 500 12.5 11.5 0.89 0.91 0.11
26.0 6.2 5.2 520 8.0 8.0 0.89 0.91 0.11
24.2 5.8 4.8 484 6.5 6.5 0.89 0.91 0.11
7.85
7.25
5.80
7.50
6.85
8.50
6.5 655 8.5 8.5
6.1 610 7.5 11.5
4.8 484 7.5 8.5
6.2 620 12.5
5.7 570 12.0
7.1 705 17.0
13.5
13.5
14.0
0.96
0.90
0.93
0.89
0.89
0.89
0.98
0.92
0.95
0.91
0.91
0.89
0.11
0.11
0.11
0.11
0.11
0.11
TABLE B1 - INDIVIDUAL PARAMETER VALUES AT -55 C
B3
A
I
H
E
F
G
32.8
30.0
24.2
J
B,C
D
31.1
28.5
35.4
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B2.2 Transistor Parameters
The temperature coefficients for the transistor parameters was deter-
mined directly by measuring a sample of the devices at room temperature
and then at -55 0 C. The mean values obtained for the parameters hEM
hFE, VAT, amd VBE are shown by wafer in table B1.E
FEO' SAT' BE
B3.0 WORST CASE EQUATIONS
The equations shown in the following subsections were derived from the elec-
trical configuration of the basic DCQ cell, shown in figure B2, and were
used together with the parameter values shown in table B1 for the determina-
tion of the short circuit current, (Isc), the high level output voltage
(Voh) and the low level output current (Iol). The forcing functions used in
the calculations were the voltages and currents defined in the DCQ
specification.
B3.1 Short Circuit Current
The short circuit current is that current measured with the output
grounded and the output transistor in the "off" state. It represents
the worst case current the device will be required to supply, and is
approximately the sum of the current which flows through the resistors
R6 and RL. The exact equation is:
6~~~~~
ISC 6 +I ILEAKAGE(Q2 AND Q4)
but since the typical leakage currents measured on the DCQ at 0 C were
essentially zero then
ISC I 6 + IL
(IVCC - VBE(Q3) VBE(Di h()
I ~ I -(CC B + Ch (Q)-SC K R6 FEO (Q3)
'SC =(Vcc 6 2VBE(+ hFEO(Q3))R6
provided the second term of the equations does not result in a voltage
drop between Vcc voltage. i.e.
IL + VCE(Q3) + VBE(D1) CC
in all of the cases evaluated the h of the transistor Q3 was suffi-
ciently low that I did not cause aF arge enough voltage drop to
B4
IBI
IB1
I5|
'CC
IL'
-B(Q45IB(Q4)
' OL4 OUTPUT
SC
VOH
I
FIGURE B2 - CIRCUIT DIAGRAM - DCQ BASIC CELL
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invalidate the equations shown for ISC.
For wafer A
ISC = '00 + 11.= 6.47 mA
The values determined for all wafers are shown in table B2.
B3.2 High Level Output Voltage
The defining equation for the high level output voltage is:
V V -V V -IR
OH CC BE(Q3) - VBE(D1) 6 6
But I must be of a value such that, IoH, the current required at the
output pins is equal to the specified value.
OH E(Q3) IL + I6
It must also be determined whether the transistor Q3 is in the active
or the saturated condition to determine the magnitude of I L . The
conditions determining the state of the transistor are if:
hFEO(Q3)(I6) > IL -- satuation
hFEO(Q3) (I6) < IL  Active
In all cases the transistor Q3 was operating in the active region.
Since
IOH = IL + I6
Then
IOH I 6 = IL
and
hFEO (I6) = I = IOH 6
IOH
I6 +O6 1 + hFEO
then IOH
VOH ~~*V -V -V 1+ OH
VOH =VCC ' VBE(Q3) VBE(D1) I + hFEO(Q3 )
B6
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solving the above equations for wafer A.
0.465
VOH = 4.70 - 0.9 1 + 11. 5 = 2.66 voltsOH ~~~1 + 11.5-
The calculated values for all wafers based on the parameters data
shown in table B1 are given in table B2.
B3.3 Low Level Output Current
The DCQ specification sheet shows that the output low level voltage
must be lower than 0.3 volts when the output low level current is at
3.4 mA. The VOL of the DCQ basic cell can be described as:
VOL VCE(SAT)Q4
Although the V E S of the output transistor can be calculated based
on measured parameters and sheet and bulk resistances through the use
of the equation
VKT lnO (1 -IC/hFE IB)
CE(SAT) -- 1 + (I /IB)( i) +IrSC
where:
0ei = The inverse alpha of the transistor
Q = electronic charge
T = absolute temperature
K = Boltzman constant
r = the collector saturation resistance which is determined
by the geometry of the device and the collector resistivity
The difficulty in the application of this equations is there is no
assurance that the output transistor is fully into saturation, however,
application of the equations yields results that agree quite well with
the measured VCE(AT) of the output transistor of the BBTP1 vehicle
(The measured -55 C V EA value is 0.11 volts and the calculated
value is 0.095 volts.y ToTAvoid the difficulty imposed by inadequate
knowledge of whether Q4 is completely into saturation. IOL was cal-
culated with the assumptions that VOL was at its maximum specified
limit of 0.3 volts.
The defining equation for IOL is:
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iOL = hFEO (IE(Q2) - IBQ4)
V 
(I - BEO
OL FEO E(Q2) R5
where IE 2 is the minimum value obtained from either of the following
two equa ons:
IE(Q2) = (1 + hFEO) IB1
orV -v-or IVCC BEO(Q4) - VCE(SAT)Q2 +
E(Q2) R6 B1
where IB is the base current into the multiple emitter input transis-
tor and is:
= CC BEO(Q2) VBEO(Q4) - VSAT(Q1) - VBEM(Ql)
B1 R2 5
The reason for taking the minimum value of I (2 is if the resistor
R is too high in value to permit the curren'eeuired by the I
(FEO) product, the transistor Q2 will go into saturations the
current drawn will be that current defined by the equations containing
the VCESAT 2 terms. If the I value is not resistor limited
CESAT '2 E 22)
and transistors Q2 does not go l o saturations the I_(Q2 . current
will be defined by the equations containing the (1 + FEO terms.
Examinations of the equations show that the proper I current will
be the minimum value obtained from the solutions of M )of the IE
equations. In the evaluations of each of the wafers, the non satufated
transistor equations was used only for the evaluations of wafers H and
E. In all of the remaining wafers the base drive was sufficient to
force Q2 into saturations. The solutions of the IOL equations for
wafer A is: -
IOL = EO I cc VBEO(Q4) VCE(SAT)Q2
IOL ~hFEOK +1'%
CC BEo(Q2) BEO(Q4) - CE(SAT)Q1 - BEM(Ql) . BEO(Q4)
R25 R5 J
11 0475-0 91-0.11 +4,75-0.91-0.11-0.89) _09 .7m
Ind the solutions of the 25L eq-91o = 5.97 mAI '~~~~2
and the solutions of the I OL equations for wafer H is:
B8
'OL - hFEO [ci h ( U-'BO(Q4) ~SAT(p) VR(Ql))25
I . 8.0 1 + 8144.75-0.91-0.91-0.11-0.89) 0.91] 427 mA
The calculated values for all wafers are shown in table B2..8
The calculated values for all wafers are shown in table B2.
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VBEO(Q4)
R5 _
WAFER
A
I
H
E
F
G
J
B,C
D
ISc
mA
6.47
4.89
4.95
3.72
5.50
5.14
6.18
6.77
5.63
VOH
VOLTS
2.66
2.56
2.56
2.31
2.61
2/48
2.64
2.64
2.62
IOL
mA
5.97
4.28
4/27
2.97
4.91
4.38
5.67
6.13
5.23
TABLE B2 - CALCULATED (-55 C) VALUES FOR Ic, VOH AND IOL
BASED ON BBTP1 TEST DATA.OLBASED ON BBTP1 TEST DATA.
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33/15
35/9
35/12
38/3
38/7
38/8
38/12
39/13
39/14
